#### APPLICATION EXAMPLE: A 68000 CPU INTERFACING WITH A 673100 DRAM CONTROLLER

As mentioned earlier, no stiempt was made to handle system-dependent handshake and arbitration functions. These functions may be easily implemented using programmable topic devices such as PALISIN<sup>2</sup> and/or discrete logic devices. The simple logic of the 57310X makes interfacing easy and pives the system destigner botter control over the output signals' timing. The multiple CASIN-CAS channels are commeded to the systems byte data strobes for individual byte access, boing away with the logic required to spit a single CAS output contributes to better shew control as well as to a reduced chip court. A design example shows that less "glue" logic is required to

interface the 67310X to a common CPU than is required to interface the more complex "single-chip" controller.

Pipure 4 shows a dynamic RAM array controlled by a 673100 Interfaced to a MC68000/68010 CPU. The CPU bash system includes an address decoder that selects the different addressing spaces, in this design example, the 673103 operates in its Auto-Access mode which provides on-chip RAS-cas liming. A hidden refrash achema is implemented in the treaface to minimize CPU wall-states due to memory refresh. Two programmable Array Logic PAL devices are used to trianface the 673103 to the CPU. One PAL device functions as a system clock divisor (RPCKGEM) and provides a refresh clock, while the other PAL device (INTPAL) performs all ambiration and handshake functions.





Figure 4. A 673102/3 Dynamic RAM Controller Interlacing with a GRODCHO CPU

4/3

47.0,7.1,



for this sytem the total as to cas delay is 100nsec. The data is avarable 100nsec - ICAC after as is assertied, allowing operation at 10 log/2 with no wait-states using 120ng dynamic raks).

Figure 5. 68000-673102/3 Strobe to Data Delays

The RFCKGEN PAL device is a programmable clock divider which produces Reinsah Clock (RFCR) signal. Both cycle and HIGH time of the RFCK are pin askedable, multing this particular PAL pattern useful in a range of applications. For this interface, the RFCK determines the rate in which the dynamic RAMs are vestreshed (by loady 15us). One now of each dynamic RAMs is retreshed during the RFCK cycle, thereby reinvahing all nows every 2rms. In order to limit power consumption due to the reinsah cycles, only one ratresh cycle is performed per RFCK cycle. The INTPAL PAL device performed sit takes and entiration functions. It takes in the CPU control signats and the RFCK signal, and hillates DRAM access, DRAM histen and torced retresh, and interfaces with the system. The hidden retresh echeme takes advantage of CPU memory suces cycles which access the static RAMs or EPRCMs; When the RFCK is HIGH, and the CPU accesses SRAM or EPRCM, a hidden retresh may be performed. This conclude to selected when the CPU continuously accesses the memory space addressed by the commons. Nidden retresh, the hidden court, in this case, once RFCK goes LOW, the interface circuit allows the engoling access cycle to terminate and their hillstors a retresh cycle. During refresh, the histerface circuit allows the engoling access cycle to terminate and their hillstors a retresh cycle.

(DTACIO HIGH until the refresh is completed, and RAS prechange requirements are met.

A memory access cycle stans when AS is asserted (pulled LOW) by the CPU, and terminates once the interface circuitry responds by asserting the Oata Acknowledge (OTACIQ etprai, During a read-cycle, data must be available to the CPU no later than 185ns (for 10MHz 88000/88010 CPU) after AS goos LOW 8 howart-states operation is estempted. In this design example, the data is available 100ns + ICAC after AS goos LOW (ICAC, CAS access time, is a DRAM parameter). Therefore no-walt-states operation is a DRAM parameter). Therefore no-walt-states operation can be achieved using 120ns dynamic RAMS with ICAC of 50ns or shorter, is avring enough margin for buffer delays (see Figure 5). An early write cycle is used, and data is available to the memory at least 20ns before CAS goes LOW. Data is maintained at least 20ns stelor CAS goes LOW. Data is amintaled at least 20ns after CAS goes HiGM. The described design is 40ns gater than a similar design using a single-CAS controller to control the dynamic RAM. Furthermore, this design requires at least one less citip than designs using other concrollers. This design was built and tested at 10MHz operating with no walt-states and using 120ns dynamic RAMs. Detailed schematic and PAL device specification; can be obtained from the authors.

Data Bits	Chock-8229	Overhead Percentage
16	8	27.6%
32	7	21.9%
64	0	12.5%

Table 2. Modified Harrising Code check-bit overhead

#### ERRORS IN DYNAMICS STORAGE

The physical dimensions, the signal level and the stored charge of the dynamic memory cells are greatly reduced to allow denser DRAM ICs. As the stored charge in the DRAM costs decreases, the device is more susceptible to ech errors caused by alpha particles as well as by environmental noise.

Soft errors are temporary, random, and they can be corrected by rewriting into the empreous cell. Therefore, if the system has the ability to locate this bit-in-error, the soft error can be corrected. One method to locate the bit-in-error is to appear on a fixed number of check-this to the data word and to store these check-bits along with data during memory write. Upon reading, both the data and check-bits are read into the EDAC. The check-bits are regenerated from the read data, and these newly generated check-bits are compand with the read check-bits. The coraparison produces the syndrome bits. The syndrome bits constitute a binary number that points to the erring bit. This encoding scheme of generating the check-bits and the syndrome bits is called Hamming code, proposed back in 1930 by Hamming.

The modified Hamming code encoding scheme has one more check-bit everhead than the original Hamming code does, but it can doted at tobule-bit errors as well at detect and correct at single-bit errors. In addition it can detect a substantial number of multiple-bit errors.

With the irunduction of the 1 megable DRAM from various semiconductor memory munifacturers, the need to protect the integrity of the memory system has never been greater. The modified Hamming code has proved particularly useful in the application for its relatively two overhead in today's wide data words system and its capability to defect and cornect single-bit errors and detect all doubte-bit errors. (See table 2)


#### EDAC ARCHITECTURES IN SYSTEMS

The system performance depends greatly on the EDAC architecture, in general, there are two kinds of architecture that exist in EDAC ICs.

kito the system because of its VO requirements. The second architecture is the Flow-Through architecture. This architecture is recently reintroduced in the MATS 670320 (32-bit) and the MTS 370038 (38-bit). These Flow-Through IEDAC devices testime separate data in and data out ports for the read cycle. This architecture aimpulses the memory system design thereby improving overall system performance.

#### BUS-WATCH

For the Correct-Always configuration in the Bus-Watch architecture, data is checked and corrected if necessary before a is placed on the bus. In this configuration, the EDAC is placed parallel with the data bus. Data from CPU goes to both the memory and the EDAC; the EDAC generates check-bits and stores them along with the data word during a memory write cycle.



PIG 6. Correct-Always mode in Bus-Watch architecture

In a memory read cycle, data from memory is read into the EDAC to generate new check-bits; at the same time, check-bits stread in memory are read into the EDAC. The read check-bits are compared against the newly generated check-bits, thereby producing syndrome bits. The syndrome bits indicate whether the data word has no error, single-bit error, double-bit error, the case of no error, data by placed on the data but for system usage; in the case of single-bit error, the EDAC invers the bit-in-error and places the corrected data on the data but; for double-bit error, no consistion is attempted, only the multiple-error ling is asserted.

To eliminate the bus-ewitching cinuitry in the Bus-Watch architecture, the EDAC configuration in the system can be changed slighty: the EDAC is attached to the data bus so that the system can un as fast with the EDAC as without, However, the EDAC can only flet; the host for errors, it cannot correct the erroneous data. This configuration is called Detect-Only, For most systems, this Detect-Only configuration is unacceptable because the erroneous data has already been processed when the error flag interrupts the CPU. (See figure 7)

#### FLOW-THROUGH

The second EDAC architecture is the Flow-Through architecture. The MMrs 3290, a 32-bit EDAC, is based on this architecture. The Innovative design and hovel architecture on the EDAC IC brignoves the systems performance, at the same time it offinitiates the bus-revicting circuity, simplifies the design, reduces chip-court and saves board space.




FIG 7. Detect-Only mode in Bus-Watch architecture

in the Flow-Thinugh architecture, the EDAC device is placed in the data path between the CPU arctithe main memory. In a memory write cycle, data is written to the data section of the memory; it is also written to the EDAC generates the check-bits according to the modified Hammirg code and presents these check-bits at the check-bit sytual, to be stored along with the data into the check-bit section of the memory. (See figure 8)

In a memory read cycle, data from the data section of the memory is read to the EDAC through a data input port. Concurrently, the stored check-bits from the check-bit section of the memory are read to the EDAC through the check-bit inputs. The EDAC uses the read data to generate new check-bits and compares the newly generated




FIG B. Witte Cycle to Flow-Through Architecture

check-bits with the read check-bits. The syndrome bits points to the error bits in the data word. The error flags respond accordingly.

When the Correct-Aways mode is selected, and it there is a single-bit error, the syndrome bits point to the enting bit and the data is passed through the correction logic to correct the data; the corrected tala is then placed on the data bus through the bidirectional port acting as outputs.

To provide maximum flexibility for the users, the Detect-Only can be configured easily by deselecting correction. The data flow follows the Correct-Always mode, except that the read data is placed on the data bus, uncorrected, bypassing the correction togic.

Notice that there is no hardware modification involved in switching between modes. (See figure 9)

Tarre until the party of the pa




FIG 9. Read Cycle in Flow-Through Architecture


4/3


া ু াক্সম্ম


#### BYTE-WRITE AND SCRUB CYCLES


Byte operations are increasingly popular in microprocessors, especially in today's microprocessors with wide-data words. The MMPs 3290 is designed with the brieff of keeping byte operations as simple as possible. The byte write cycle stams with a read from memory. Data and chock-bits are latched in the EDAC. When the control changes from read to write, the syndrome bits are latched in the EDAC to maintain the unchanged data bytes, at the same time the new data bytes from the CPU are written into memory along with the unchanged data bytes. Check-bits for the modified data word are generated and stored along with the modified data word. (See figure 10)

Another useful cycle that the EDAC offers is the scrub cycle. In normal operation the EDAC corrects single-bit error on the fly but the error is not corrected in the memory. A double-bit error occurs when a single-bit soft error is left uncorrected and then comes along another single-bit soft error at the same memory location. Sorubbing memory will avoid such double-bit errors which are uncorrectable by the EDAC. The sorub cycle is bithisted by a correct read. The corrected data is presented at the data bus. The corrected data, the check-bits and the syndrome are latched in the EDAC to maintain the corrected data on the data bus. The control then switches to a write to illore the corrected data word and the new check-bits into the memory. (See figure 11)









FIQ 11, Sorub Cycle

In addition to the flexible cycles provided, the EDAC also has elegant diagnostic cycles. The diagnostic cycles allow the check-bits to be taiched in the EDAC under external control. These theck-bits can be written into memory in a diagnostic write cycle along with emoreous data. These latched check-bits can be used to generate the syndrome bits in a diagnostic read. These two cycles allow the designer the flasticity of implementing a variety of diagnostic sequences. The designer can torce a known pattern of check-bits into memory along with non-corresponding data by latching the check-bits in the EDAC and writing these check-bits together with an emorebous data ward into memory. That way an error is inserted. The memory may be read back via a correct read to check the operation of the EDAC.

The designer can elso latch the check-bits in the EDAC and stars a diagnostic read. The EDAC uses the latched check-bits and the read data word to generate the syndrome bits. The latched check-bits with the syndrome, or the latched check-bits with the syndrome, or the latched check-bits with the newly generated check-bits are placed on the data bus for verdication.

MMI has yet another EDAC based on the modified Hamming code. The MMI's 3291 is the expandable version of the MMI's 3290. Two MMI's 3291 connect together to support 54-bit data word in which one part is the master and the other is the stave.

4/3

No. of the last of

The slave part calcutates the partial parties for the least significant 32 data bits. These partial parties go to the master part and combine with the partial parties from the most significant 32 data bits. The master part then generates the Check-bits for the luft 64-bit data word. Both versions are fabricated using the 1.75 micron CAIOS technology.

#### CONCLUSION

The new DRAM controllent architecture, as well as tight show specifications and short propagation delays commute to fast DRAM access times and themby to overall system performance. The novel architecture cas chip count and simplifies the logic to streamline the system design.

The Flow-Through architecture clearly is superior to the Bus-Watch architecture in terms of design simplicity and system performance. With separate ports for data input and output, the Flow-Through EDAC simplifies the task of the designer considerably. The bus-switching hardware as well as its control logic are eleminated. The state machine, used to provide the proper sequence of control signals for all the components of the memory board, is also simplified a great deat.

From the system point of view, using the Flow-Through EDAC improves the overall system performance significantly, in the Flow-Through EDAC, the propagation delay associated with the bus-owitching circuitry is removed. Also, the time for data to flow through the Flow-Through EDAC is test than the one of the Bus-Watch EDAC because the enable, disable and recovery time of the single port I/O is eliminated. In addition, eithp-count is reduced in Flow-Through EDAC system, thus the designer saves board space and reduces cost.

#### **DESIGN ENTRY**

ELECTRONIC DESIGN EXCLUSIVE

# 100-MHz DRAM controller sparks multiprocessor designs

Naseer Siddique Spreiter Corp., 811 E. Arques Ave., Surmyrde, CA 94088-3409; (408) 991-2000.

As computer designs with a single CPU give way to those with multiple processors, designers must tackle the problem of processors juckeying for system memory. That robution proves even more elusive when the memory is made of dynamic RAM, as is most often the case. Of the choice between static and dynamic RAMs, static RAMs are fast but they are also expensive while dynamic RAMs better suit multiprocessor systems, which require a large number of memory chips.

A fast dynamic RAM dual-ported controller saves space, improves reliability and offers a choice of laiched and unlaiched address lines. Though the need for dynamic RAMs in most large multiprocessing systems is obvious, most dynamic RAM controllers are one-port devices. The few that have two ports are slow. Recent exceptions to that state of affairs are the 74F764 and 74F765 dual-port controllers,

which guarantee a 100-MHz clock frequency. This speed permits control of 40-ns dynamic RAMs.

Besides saving board space, the new devices improve system reliability and cut down on design and debugging time. The 764 differs from the 765 in that it has an on-board address input latch. The latch is useful in systems that do not have their own.

The controllers have logic to request refresh cycles, arbitrate memory access, multiplex addresses, and generate timing signals—functions that would otherwise require about 25 discrete devices. Each directly drives well over 100 dynamic RAMs without external buffers. A proprietary circuit ensures that switching occurs on incident waves rather than on reflected waves—an important requirement in high-speed operation.

Each controller (Fig. 1) is a synchronous device, with all signal timing and control signals generated in step with the input clock, CP. A refresh clock input, RCP, sets the refresh period for each row, For

memories that have their own refresh circuits or that do not require any, RCP is left in the high state. Each refresh request increments a counter, which addresses the memory during the refresh cycle.

The arbitration logic has two stages. The first stage decides which of two request inputs, REQ<sub>1</sub> or REQ<sub>2</sub>, the chip will respond to. Depending on the choice the logic asserts a corresponding select output, SEL<sub>1</sub> or SEL<sub>2</sub>. Since the SEL outputs select one of two external devices that access the memory, this output can indicate which processor's address bus should be asserted at the controller's address laputs. Arbitration takes place whether or not a refresh cycle is already under way.

The second stage of arbitration selects between the selected processor and internal refresh requests. Since refresh requests take priority, they are serviced immediately after a current cycle ends.

The arbitration logic also generates a grant output signal, GNT, at the start of every memory-access cycle. The GNT, SEL, and data transfer acknowledge (DTACK) outputs generate wait states, if needed, by a fast processor.

If the two processors simultaneously request access to a dynamic RAM, the controller resolves the contention with arbitration logic that samples request inputs REQ, and REQ<sub>2</sub> on different edges of the CP clock the logic samples REQ, on the rising edge of the CP clock and REQ<sub>2</sub> on the falling edge (Fig. 2). Special flip-flops in the logic greatly reduce the likelihood of metastable states.

When a processor requests access to the memory (by asserting the REQ input) and neither a refresh cycle nor the other request input is active, the controller asserts the SEL output that corresponds to the active input REQ. A GNT output then goes high to mark the start of a memory access cycle. On the other hand, if a refresh cycle is already in progress, the SEL output is asserted but the GNT output stays inactive natil the cycle completes.

A third possibility is that the controller is already handling a memory access cycle. In that case, SEL

for the other processor is not issued (though GNT is already active), ensuring that no contention occurs on the address bus, that is, the address bus is not driven by two processors at the same time. When the memory access cycle ends, the controller asserts the SEL output corresponding to the waiting REQ input. If no other refresh request is pending, a GNT output follows, if a refresh is waiting, the controller responds to it.

When the GNT output goes high, the 74F764 latches address input A<sub>1</sub> to A<sub>18</sub> and send signals A<sub>1</sub> to A<sub>2</sub> to its memory address plas MA<sub>2</sub> to MA<sub>2</sub>. The 74F765, of course, does not latch the inputs, but sends them directly to memory-address outputs MA<sub>2</sub> to MA<sub>3</sub>. The chip awaits one-half of a clock cycle for the address signals to propagate through to the outputs, after which it asserts its

row address strobe (RAS) output.

One clock cycle later, the 74F764 selects the latched address lines A<sub>10</sub> to A<sub>18</sub> and sends them to its memory-address outputs. Since the 74F765 did not latch the address inputs, it passes address lines A<sub>10</sub> to A<sub>18</sub> directly through to the memory-address outputs. At the same time, the controller asserts a write gate output, WG. That output gates the write-strobe pulse from the selected processor to start an early write cycle. Just as for row addresses, the controller allows one-half of a clock cycle for A<sub>10</sub> to A<sub>18</sub> to propagate and stabilize. Then it asserts its column address strobe enable, CASEN, which can serve as a CAS output or be decoded with the higher order address bits to produce multiple CAS signals.

The WG output may serve an a select signal for multiplexing additional address lines for 1-Mbit and larger dynamic RAMs. In this case, additional external refresh address bits may not be needed because the controller has a 9-bit refresh address counter (512 row addresses). This exceeds the refresh needs for industry-standard T-Mbit

dynamic RAMs.


After the controller asserts CASEN, it waits for twoand-a-half clock cycles and them negates RAS, making
the total RAS pulse width four clock cycles. Since this
width matches the standard dynamic RAM access time,
the controller next asserts DTACK output, indicating
that valid data is on the dynamic RAM data lines or that
an access cycle is complete. DTACK is useful for driving
processors that require such acknowledgement. Alternatively, the GNT output generated at the start of a
memory-access cycle can also acknowledge completion
and without incurring wait states.

All output signals stay in their final state until the selected processor withdraws its request, which it does by negating the corresponding REQ input. After the request is withdrawn, the controller synchronizes its internal signals, negates its output pulses, and attends to any pending requests or refresh cycles. The controller starts a refresh cycle by sending the output signals of a nine-bit refresh counter to the MA<sub>0</sub>-MA<sub>0</sub> outputs. After one-half of a

clock cycle, the controller asserts the RAS output for four clock cycles. Then it negates them for three clock cycles to meet the dynamic RAM's RAS precharge requirements.


The dual-port controllers flex into a wide range of configurations. For example, they can help 8085 micro-processors thare a 16k-by-8-bit (eight 16k-by-1-bit devices) dynamic RAM (Fig. 3). The date and the elight least significant address bits on the 8085 are multiplexed. As a result, these lines make good use of the controller's input latch.

When either of the two processors asserts address latch enable (ALE), external decoding circuitry decodes the respective address lines and requests a memory access by asserting an REO input. In response to REQ the controller



 The 74F764/765 is the fastest dynamic RAM dualported controller, with a guaranteed clock frequency of 400 MRz. On-board arbitration and firming logic does moywork of 28 discrete devices: 
 \*\*\*\*

\*\*The fast of the fastest devices are set of the fast of the fa



2. By sampling request signals REQ, on the rising edge of the CP clock and REQ, on the talting edge, the controller resolves any contention when both processors seek access simultaneously.

Electronic Design - September 18, 1986 139

#### DESIGN ENTRY & Fast dynamic RAM controller

generates the corresponding SEL output, enabling the associated three-state address and data buffers. Because the read (RD) and write (WR) signals coming out of the 8085 cannot be true at the same time, only the WR strobe controls the direction control (S/R) signal on the data buffers.

External gating sends wait states to the processor enabling the controller to arbitrate among the two REQ inputs, any refresh requests, and the completion of the current cycle. The controller's GNT output terminates the wait state. If neither a refresh nor an access cycle is occuring, the controller asserts SEL and GNT outputs within two cycles of the CP clock. If the controller is clocked at 30 MHz and the 8085 runs at 5 MHz, SEL and GNT are asserted before the Ready line is sampled by the CPU. As a result, no walt states are generated.

After a memory-access cycle begins, the 764's internal timing and control circultry automatically generates RAS, CASEN, WG, and multiplexes addresses at the right time. To achieve an early write cycle, the CPU's WR signal goes through the external three-state address buffer and is enabled by WG. This arrangement allows Die and Dout lines from the dynamic RAM to be connected together. The controller's clock, however, must ensure that the WR signal is valid before the controller gen-


If that condition on the clock slows access time enough to cause wait states, a designer can invert RD and use it as

Price and availability
The 74764 and 74765 dynamic RAM controllers
cost \$18.50 each in quantilles of 100. Sample
quantilles of the 7415764/765 will be available
outly in the fourth quarter of 1986; production
quantilles will follow later in the quarters. Sample
and production quantilles of the 150MHz 747764A and 747765A will be available in the second qua-ter of 1987. The 74F764A and 74F765A will be able to control 30-ns dynamic RAMs, enabling a de-

to control some system to higher speed.
The 450-Mkt parts will be functionally compatible with the 74F764 and 765. The 30-Mkt 74L3764/765, though pin compatible with the tester sibring, will have a sight functional difference in the property of the state of the sta the sequence of events in the pulse train. The slower models incorporate outputs for systems that rely on reflected-wave switching. They also min-Imize crossiatic. Contact a Signetics sales office for prices.

the WR signal. Another choice is to separate the Din and D<sub>met</sub> lines. In that case, the D<sub>met</sub> lines are enabled through three-state buffers by RD. The delayed WR signal produces a late write cycle and is independent of the controller's WG signal.

A second application connects two 68000 microprocessors to a 1-Mbyte dynamic RAM consisting of two banks, each of sixteen 256k-by-1-bit devices (Fig. 4). Since the microprocessors' address and data buses are not



3. The 8085 multiplexes data and the least significant address byte. As a result, this task would usually call for external tatching. The controller's address-input tatch, however, makes external tatches unnecessary.

multiplexed, the nonlatching 74F765 is adequate.

Memory bank A consists of upper data byte A, UDBA, and lower data byte A, LDBA; bank B is upper data byte B, UDBB, and lower data byte B, LDBB. A 74F139 decoder decides which bank to access by decoding address bit 19, A<sub>19</sub>, of the 68000 and CASEN from the controller. The 74F139 generates multiple CAS signals to the dynamic RAM chips. At any given time, CAS is asserted to either bank A or bank B.

The data byte access depends on the microprocessors' upper data strobe (UDS) and lower data strobe (LDS). which further decode the 74F139 outputs. The overall effect is to assert CAS to one or both of the 256k-by-8-bit RAMs within a bank. For 16-bit transfers, UDS and LDS are asserted at the same time, allowing simultaneous access to UDBA and LDBA.


Respective SEL outputs from the controller and UDS

and LDS enable one or both of the data buffers that corre-

spond to a selected processor. That processor's  $R/\overline{W}$  strobe controls the direction of data flow through the buffers. Additional gating circuits ensure that DTACK is active only for the selected processor and only after being atterted. Decoding the address bus when AS is asserted generates the REQ inputs from both processors.

Naseer Siddique has been on application angineer for LSI products in Signetic's Standard Products Division since 1983. He holds a BSEE from the University of Engineering and Technology in Lahore, Pakistan, and an MS in Computer Engineering from Wayne State University in Detroit.

How valuable?	Circle
Harity	559
Moderately	560
Sightly	561



4. The memory controller lets two 68000 microprocessors share one main memory. Decoding of CASEN from the controller and address bit 19, A<sub>19</sub>, of one of the 68000 microprocessors determines which the two memory banks is accessed. Then, the 68000's upper and lower data strobes determine which data the banks is accessed within the bank. data byte is accessed within the bank.

Electronic Design - Sectioniber 18, 1986 - 141

والمراجعين

#### A 4-MBIT CMOS SRAM WITH 8-NS SERIAL-ACCESS TIME Hirotada KURIYAMA, Tothihiko HIROSE, Shuji MURAKAMI, Tomohisa WADA, \*Koreaki FUJITA, Yasumasa NISHIMURA, and Kenji ANAMI

LSI R. & D Laboratory, \*Kita-Itami Works, Mitsubishi Electric Corporation 41 Mizuhara, Itami, Hyogo, 664 Japan

1. Introduction

Recent image-processing systems demand high speed serial access memory. As for a 16-Mbit DRAM, the 10-ns serial access architecture has already been reported[1]. However, the architecture can't access up to 2-kbits serial of

16-Mblts.

This paper describes an 8-ns serial access architecture newly embedded in a 4-Mblt SRAM, which can access up to 4-Mblts. This memory realizes a 125-MBL fast serial READ/WRITE operation suitable for ultra high speed memory systems such as an image processing system, a high speed testing systems as the super computers. This function is also beneficial for reducing testing time of the RAM.

peed it sing system and super computers. This function is also beneficial for reducing using time of the RAM.

2. Serial Made Circuit

Figure 1 shows a block diagram of the RAM focusing on serial mode circuits. A 4-Mbit memory cell array is divided into 32 blocks. In addition to the conventional architecture, four kinds of bierarchical shift registers (Data Bus SR, Transfer Gate SR, Sense Amplifier, Write Driver SR, Row SR), Row Address Counters, Data Bus Selector, Look-Abead Row Decoder and Scriet/Normal Conroller are added for continuous serial READ/WRITE operation. Both external signals. /SE (serial enable) and CLK (CLK is also used as an address in normal operation) control above serial circuits.

Timing diagram of serial READ cycle is shown in Figure 2. Atter /SE signal goes low, e0-ns initializing action (string the first address in the registers) starts. Then the serial operation is performed by the external clock (CLK).

Figure 3 shows the block diagram of the strial mode in regard to the Sense Amplifier(SA). A block of the memory cell array is composed of 128 columns, which is further:

- discided into 16 sub-arrays; and each sub-block array has a pair of Transfer Gate (TCI) and SA. These TO and SA ore worken down into two groups (group-A and group-B), and are controlled by the Transfer Gate (TCI) and SA. These TO and SA ore worken down into two groups (group-A and group-B), and are controlled by the Transfer Gate (TCI) and SA. These TO and SA ore broken down into two groups (group-A and group-B) and are controlled by the Transfer Gate (TCI) and SA. These TO and SA ore broken down into two groups (group-A and group-B) and accounted by the Data Bus Schettor which is controlled by the Data Bus S

circult. Figure 3 shows a timing diagram of the SASR and Row SR (RSR). The SASR changes the block with the same interleaved method (b) as above. The RSR is a new shift register with overlapping selection period(c).

The word line select circuits at the block #0, 1 are shown in Figure 6. In order to start the serial operation at any address, special word line select circuits (two word line switches, Look-Ahead Row Decoder and Row Address Counters) are newly applied. Only memory cell block #0 has two word line switches and two kinds of row decoder ( Look-Ahead Row Dec. on the fight) for changing the word line operation according to the modes. When the uppermost block #31 is selected in the serial mode, the Look-Ahead Row Dec. prepares the selection of the next row address with overlapping period. Therefore, the same fast serial access time has been realized up to 4M-bits.

3. Characteristics
Figure 7 shows a chip photomicrograph of the RAM.
The chip size is 8.0 mm x 18.35 mm. The area penalty of
serial circuit is about 8 %. The serial accest time of 8-ns is
obtained at typical condition with 3.3V supply votage. The
typical characteristics of the RAM are summarized in Table 1.

4. Conclusion

An 8-ns serial access time has been realized in a 4-Mbit Static RAM with the newly proposed circuits (hierarchical shift registers and Look-Ahead circuits), which can access up to 4M-bits. This serial fourtion scheece a 125-Mhix fast serial READ/WRITE operation suitable for ultra high speed memory systems. This function is also beneficiallier reciveling time of the RAM.

Acknowledgement
The authors with to thank Dr. H. Komiya, Dr. T.
Nakano and Dr. S. Kayano for their encouragement. They
also wish to thank K. Yuzuriha, T. Mukai, Y. Kohno and M.
Uktis for their help in this study, and T. Kobsyashi for
technical contributions.

Reference
[1] S.Wannabe, et al., "An Experimental 16Mb CMOS DRAM
Only with a 100MHz Serial Read/Write Mode", ISSCC
DIGEST OF TECHNICAL PAPERS, p. 248-249;
Feb., 1988.

CH2685-2/90/0000- 0051 \$1,00 01990 IEEE

1990 Symposium on VLSI Circuits




Fig.7 Chip photomicrograph

تعالين والمهاوة بعاليكاوي

1990 Symposium on VLSI Circuits

TEEE CAT, No. 90 CH 2585-2 JSAP CAT, Ro. 901208

# 1990 SYMPOSIUM VLSI CIRCU

DIGEST OF TECHNICAL PAPE



☐ The IEEE Solid State-Circuits Council:

☐ The Japan Society of Applied Physics

In cooperation with the institute of Electronics, Information and Communication Engineers

#### A 1.2 ns GaAs 4K Read Only Memory

Jinc Chun, Richard Eden, Alan Fledler, Daniel Kang, and Lap Yeung

GigaPit Logic, 1908 Oak Terrace Lane, Newbury Park, California 91320

#### ABSTRACT

The first commercially available GaAs 4K ROM has been designed and manufactured using GigaBit Logic's 3-level metal HMED (High Margin Enhancement/Depletion) Process. The access time of 1.2 ns is obtained with a power dissipation of 1.9 W. The part is ECL compatible, and packaged in GigaBit Logic's standard 40 pin package.

#### INTRODUCTION

In today's high speed environment, an IC component that can provide ultra fast look-up table capability is a must for many digital applications. GaAs RAMs are available for such applications, but RAMs are slower and would require additional hardware to load necessary functions into the RAMs. Application of the digital look-up table ranging from the direct digital synthesis to custom logic functions can benefit from a mask programmable GaAs ROM that can provide fast turn-around time with several choices of power/speed combination. Table 1 summarizes the features of the 4K ROM.

Organization 512 X 8
Address access time 1.5 ns max
Output Enable access time 2.0 W max
Power dissipation 2.0 W max
Of interface ECL compatible
Power supply voltage 0 V, -2 V, -5 2 V
Chip size 2.44 mm X 3.55 mm
Package GigaBit Logic 40 pin LCC
Process GigaBit Logic HMED

----

Gate length Threshhold voltage

Table 1
4K ROM Characteristics and Fabrication

1.0 um -0.8 V, -0.25 V This 512 X 8 ROM uses a single FET as a ROM cell, and the FET is programmable to be active by using a 2nd via mask. This same mask also programs on-chip output enable decoders which allow memory expansion up to 32 K without the need for external decoding that decreases the system cycle time. Optimum performance in power and speed is achieved by GigaBit Logic's production process. HMED (High Margin Enhancement/Depletion) [1]. The process includes a recessed 1 um gate and makes available two depletion pinch-off voltages to maintain good design margins with high performance. This design uses the three levels of interconnect metal available in this process.




Figure 1 4K ROM Die Photo

CH2599-99850000-0383 \$1.00 O NSS HEEE

GaAs IC Symposium - 8)

#### CIRCUIT DESIGN

The basic logic gate used in the peripheral circuit is improved Capacitor Diode FET Logic (CDFL) shown in Figure 2. The performance of such an inverter with resistive power gain load and low power super-buffer have been previously published [2] [3] and proven over the years in GigaBit Logic's designs for their reliable performance.




Figure 2
(A) Power gain invener (B) Low power super-buffer

Figure 3 shows the input buffer schematic of the 4K ROM. To achieve high speed performance, one gate delay is eliminated from the conventional input buffer. The differential amptifer is designed to drive the push-pull output stage directly, and the input buffer delay is only 250 ps with 1.0 pt of loading at the output. Using the high margin enhancement FET(Vp = -0.25 V) as a pull-up device in the push-pull keeps the power low for total 12 input buffers on the chip.




Figure 3 4K ROM Input buffer

The row decoder, shown in the Figure 4, is chosen among the variety of configurations using BFL (Buffered FET Logic), CDFL, and DTL (Diode transistor Logic). The simulation result shows clearly that DTL gives the best performance in speed and power while it requires the least layout area. The DC current through the DTL logic is carefully optimized, so that the critical IR drop In the address bus is within the allowed range over the temporature and process variation. The layout of the row decoder is also critical due to the parasitics and backgaling introduced from the small layout space dictated by the single FET ROM cell. The row decoder plich is 26.4 um. The power consumption of the 63 de-selected row decoders is kept low by using an internally generated power supply that turns off the pull-up FET in the word line driver.




Figure 4 4K Rom Row decoder




Figure 5 4K ROM Array Architecture

ELL - GuAs IC Symposium

TANK TO THE STATE OF THE STATE

The column decoding is done by a pass gate scheme that connects one out of eight bit lines to the common data line for sensing (Figure 5). Therefore, the loading for the column decoder is small enough to have only one inverting stage after the DTL decoding. This is essential to eliminate the access time dillerence between row and column. It takes more time to sense after the column decoding because the selected bit line which is normally precharged to VDDL needs to be discharged to its proper bias voltage for sensing. The layout space is even more limited by the column pitch of the ROM cell, which is 12 um.

The sense amplifier senses the current on the highly capacitive data fine rather than the voltage. The toedback diodes limit the swing of the data line within 300 mv, while the output of the sense amplifier is large enough to drive the output source follower FET. The output of the ROM drives a transmission line terminated by a 25 to 50 ohm resistor.

Figure 6 shows the full circuit simulation result of speed and power as a function of Vp. Each circuit in the ROM is optimized with worst case power supplies and Vp variations for the maximum performance in the wide range of power and speed combination. The speed shown in Figure 6 is simulated at 0° C junction temperature and the power is simulated at 125° C junction temperature with most negative operating power supplies rated for the ROM.




Figure 6 4K ROM Vp vs. Speed and Power

#### TEST RESULT

The block diagram of the production tester is shown in Figure 7. The custom-built, in-house tester using exclusively GigaBit Logic's standard parts can lost 4K ROMs up to 800 MHz. The 4K ROM under test is

driven by the address generator (12G014) to unload its contents through MUX into GigaBit Logic's 1K RAM (12G014) which operates at 2.5 ns cycle time. The 1K RAM contents are later read into a PC at a slower speed for comparison. A clock frequency of up to 800 MHz has been achieved with this 4K ROM.




Figure 7 4K ROM High speed tester




Figure 8 Internal waveforms (true vertical scale is 1 V/division)

Circuit	Delay
Input Butter	250 ps
Row Decoder	450 ps
Column Decoder	300 ps
Sense Amp / Output Butter (from the word line change)	500 ps
Sense Amp / Output Butler (from the column select chang	650 ps e)
Total address access time	1.2 ns

o Measured at 25° C, nominal power supply o Input signal; 1. V peak to peak

Table 2
Measured AC performance of 4K ROM

Ga Vs IC Symposium - 85

Figure 8 shows the Internal waveforms taken at wafer probe. The address access time is 1.2 ns with operating power of 1.9 V/ at 25° C chuck temperature. The access time further improves to 1.1 ns at 125° C with 2.2 W of operating power. The summary of measured AC performance is tisted in Table 2.

Based on the described 4K ROM, the first commercially available direct digital synthesizer has been introduced in the market place in July of this year [4]. In DDS, the 4K ROM is used to store words which give the amplitude of a rine (or cosine) function. A fast accumulator (GigaBit Logic's 10G102) [5] is used to generate ROM addresses, with each address corresponding to a specific phase of the stored sinewave. The ROM's output is digital-to analog converted and low pass filtered in order to produce a synthesized sinewave with good spectral purity. Typically, the maximun synthesized frequency can be as high as 250 to 400 MHz (at Nyquist rate which is 45% of the actual clock frequency). The 4K ROM also constitutes the fastest 9-input, 8-output combinatorial PLD evailable today. Applications for ROM-PLD are numerous ranging from the replacement of ramdom combinatorial logic to the replacement of ast silicon PLDs. Because of the size of the ROM, It is possible to reaste reasonably large functions such as n-bit floating point adders and multipliers which are considerably faster than available single chip ECL floating point iCs. The speed of the 4K ROM is also fast enough to implement current and future FDDI (Fiber Distributed Data Interface) encoding/decoding. Other applications for the ROM are in forming in the areas of high speed control, mapping, code conversion, high speed sequencers, and state machines.

#### CONCLUSION

A 512 X 8, 4K ROM has been succesfully designed, characterized/rand.ministratured/An access time as short as 1.2 ns has been obtained. Extra margin in the circuit design for a wide range of power supply variation and processing window has contributed to good processing yield. The design criteria also allow the target pinch-off voltage to be changed for a particular application need in power and speed combination.

#### ACKNOWLEGEMENT

The authors wish to thank Bryant Welch, Yie-Der Shen, and Cathy Imboden for their effons in the fabrication of the 4K ROM.


84 - GaAs IC Symposium

#### REFERENCES

- Y. D. Shen, M.R. Wilson, M. McGuire, D. A. Nelson, and B. M. Welch, "An Ultra High Performance Manufacturable GaAs E/D Process", <u>GaAs IC Symposium Technical</u> <u>Digast.</u> pg. 125-128, 1987.
- A. Fiedler, J. Chun, R. Edon, and D. Kang, "A GaAs 255 X & Statit Seti-Timed Random Access Memory," <u>GaAs IC Sympostum</u> <u>Technical Digest</u>, pp. 89-92, 1985.
- A. Fledler, J. Chun, and D. Kang, "A 3 ns 1K X 4 Static, Self-Timed GaAs RAM", GaAs IC Symposium Technical Digest, 1988.
- \*All-GaAs Lineup Fuels High-Speed Digital Synthesizer\* <u>Microwaves & RF</u>, pg 129-134, July 1988.
- J. Chow, et al., \*1.25 GHz 26-Pipelined Digital Accumulator. GaAs IC Symposium Technical Digest, 1988.

## GaAs IC SYMPOSIUM

IEEE.GALLIUM ARSENIDE INTEGRATED CIRCUIT SYMPOSIUM 1978 ! NACHONICS Sponsored by the IEEE Electron Devices Society and cooperatively sponsored by the IEEE Microwave Theory and Techniques Society



# TECHNICAL DIGEST 1988

■ NASHVILLE, TENNESSEE ●

**NOVEMBER 6-9, 1988** 

6BCH2599-9

### GaAs IC Symposium TECHNICAL DIGEST

TK 1874

1989

Papers have been printed without editing as received from the authors.

All opinions expressed in the Digest are those of the authors and are not binding on the Institute of Electrical & Electronics Engineers, Inc.

Publication of a paper in this Digest is in no way intended to preclude publication of a fuller account of the paper elsewhere.

Copies of available volumes of this Digest may be obtained from The Institute of Electrical & Electronics Engineers, Inc., 445 Hoes Lane, Piscotaway, N.J. 08854.

IEEE Catalog No. 88CH2599-9

Library of Congress No. 88-640097

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limits of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through the Copyright Clearance Center, 29 Congress St., Salem, MA 01970. Instructors are permitted to photocopy isolated articles for noncommercial classroom use without lee. For other copyring, reprint or republication permission, write to Director, Publishing Services, IEEE, 345 E. 47 St., New York, NY 10017. All rights reserved. Copyright & 1988 by The Institute of Electrical and Electronics Engineers, Inc.

#### A 3 NS 1K X 4 STATIC SELF-TIMED GOAS RAM

Alan Fiedler, Jino Chun, and Daniel Kang

GljaBil Logic, 1908 Oak Terrace Lane, Newbury Park, California 91320

#### ABSTRACT

A new GaAs 1K x 4 Static Self-Timed RAM (SSTRAM) with Input and output latches and Internal write-pulse generation has been designed, fabricated, and tested. Fully functional SSTRAMs have been obtained, with a worst-case clock access time (equal to read and write cycle time) of 3.6 ns for a 1.9 W device. This part is manufactured using 3 levels of interconnect metallization and GigaBir Logic's new High-Margin Enhancement - Deptellon (HMEO) process, and utilizes many innovative circuits.

#### INTRODUCTION

Today's supercomputer manufacturers are demanding memories of ever decreasing cycle times, combined with the flexibility afforded by input and output latches and Internal write-pulse generation. To meet these requirements in a competitive industry, GlgaBil Logic's standard depletion-mode MESFET process was enhanced with the addition of a lower pinch-off voltage device (for increased circuit design flexibility) and a third, layer of interconnect metel. (for increased array Jensity). This enhanced process is combined with many design innovations to produce this manufacturable, high-performance SSTRAM. This memory uses GigaBit Logic's standard PicoLogic power supplies (Vss = -3.4 V and Vee = -5.2 V). In this paper, the SSTRAM's logic and timing diagrams are discussed, the new HMED process is outlined, and several of the circuits used, including the RAM cell, are presented. Finally, performance data is given.

#### ARCHITECTURE

Fig. 1 shows the RAM's block diagram and Fig. 2 a liming diagram for a read and write cycle. The operation of the RAM is straightforward. Both the read and write cycles begin on the falling edge of the clock, at which time the input latches enter their "open" state, and the output latches are latched with the previous output data.

On a read cycle (i.e., if the ME input is high), four

cells are selected, one for each quadrant, as determined by the Input address. The selected cells then drive the data lines, which are in turn connected to the output latch. On the rising edge of the clock, the input latches enter their latched state and the output latches enter their transparent state, at which time the contents of the selected cells are passed through to the




Fig. 1. Architecture of 1Kx4 static self-timed RAM.




Fig. 2. Timing diagram of SSTRAM. Input latches are open when clock is low; output latches are open when clock is high.

C112599-948R-0000-0067 \$1.00 @ 1951 IEEE

GaAs IC Symposium - 67



outout

During a write cycle (i.e. if the ME input is low), the input latches are transparent when the clock is low (as in the read cycle), while the output latches are latched. On the rising edge of the clock the input latches enter their latched state, and the output latches enter their transparent state. In write mode the contents of the input data latches then pass through to the output. After a delay to ensure that the current address has selected the correct cells, the rising edge of the clock infiliates a narrow write pulse which is applied to the selected cells. The timing and width of this pulse is internally Vp compensated, tracking the actual speed of the RAM. That is, a faster RAM (due to a higher depletion Vp) will inherently generate a narrower write

pulse, delayed from the clock for a shorter period.

One redundant row and one redundant column per quadrant (four total) are included in the layout of this RAM to improve the yield. Repair is accomplished by laser-cutting third layer metal fuses.

#### PROCESS


This 4K SSTRAM is manufactured using GigaBit Logic's new High-Margin Enhanzement - Depletion (HMED) process which combines two pinch-off voltages of high-performance, 1µm recessed gate MESFETS (Vp = -0.65 V and Vp = -0.15 V were selected for this work) for flexibility in low-power circuit design with 3 layers of metallization to reduce the cell size. This process uses 3" undoped LEC waters, SI\* implantation through a very thin SI<sub>3</sub>N<sub>4</sub> cap, 10X direct step on water photolithography, dry stching, and enhanced lift-off techniques. Using low implant energies, gate recessing, and rapid thermal annealing, high K values and transconductance are routinely obtained (1). Typical DFET intrinsic K value and exiduals transconductance are routinely obtained (1). Typical DFET intrinsic K value and exiduals transconductance; (measured at Vg==0.8-V)×= are 180 µAV-2µm and 250 mS/mm, respectively, while for Vp = -0.15 V "EFETS", they are 235 µAV-2µm and 240 mS/mm.

#### CIRCUIT DESIGN

Similar to provious work [2], for best speed-power product most of the RAM uses capactor-FET logic, both in the form of common-source inveners and NOR gates and in the differential amplifiers used in the input latch and output latch / sense amp. The row and column decoders use diode-FET logic for the efficient layout of the required 6- and 4-input NOR gates. All word lines in the array, row and column address lines, as well as data and control lines, are driven using the super-buffer shown in Fig. 3a. The advantage of this buffer is that the second stage consumes no DC power by using an enhancement pull-up FET and series diode. This "enhancement" pull-up FET in the second stage uses

the same  $V_{\rm p}$  of -15 V as the enhancement FET in the cell and elsewhere in the RAM. This reduction in power is achieved with the additional benefit of a 600 mV reduction in output voltage swing, thereby decroasing gate delay, as compared to the super-buffer shown in Fig. 3b, whose output voltage swing is larger than required for complete switching of the next gate. The capacitor used in this logic is not a reverse-

The capacitor used in this logic is not a reverse-blased Scholiky diode, as has been used in the past [2], but rather a metal-insulator-semiconductor (MIS) capacitor, where the metal is first-layer metal, the insulator is a thin layer of Silicon Nitride, and the semiconductor is GaAs implanted with all three implants (N\*d, N\*e, and N\*). At 2 V reverse bigs, the diode capacitance is measured to be 1.43 IF/µm² while the MIS capacitance is measured to be 1.24 IF/µm² and is independent of bias. At the expense of this slight reduction in capacitance per unit area, we reduce typical room temperature leakage currents across the capacitor from 10 nA/µm² (for the Schottky diode) to .0004 nA/µm² (for the MIS capacitor). This allows a dramatic reduction in level-shift current, and a considerable savings in power.



(a) (b) Fig. 3. (a) Low power super-buffer (b) Standard super-buffer.






Fig. 4. HMED PAM cell.

68 - GaAs IC Symposium

The memory element in this work is the HMED cell shown in Fig. 4. This cell achieves excellent stability and bit-line drive capability by using a single-diode level-shift from the output of each inverter to the gate of the other. This allows for a more negative pinch-off (V<sub>p</sub> of -.15 V is used) switching FET to increase bit-line current drive while still improving stability and manufacturability over a traditional E/D coll using DCFL. MIS capacitors in parallel with the level-shift diodes make the write operation (by forcing a bit line



(a) Deselected cell, showing 480 mV noise margin.



(b) Selected cell, showing 350 mV noise margin.

Fig. 5. HMED RAM cell transfer curves at 25 C.

low) fast. The use of MIS capacitors, rather than reverse-blased diodes as used in our 12G014 1K RAM, should give reduced photocurrent collection for better x and single-event-upset immunity. The cell takes advantage of these low-leakage MIS capacitors by using high-value Cermet resistors to blas the level-shin diodes and as leads for the latch inverters. Fig. 5 shows the cell transfer curves for a deselected and selected cell. These show good noise margins of 480 mV end 350 mV, respectively. Cell size has been reduced 20% (as compared to GigaBit Logic's 2-level metal process) by using 3 layers of metal, with cell interconnect on first and second layer metal, the bit lines on second layer metal, and the word line on third layer metal. Also, the cermet resistors lie over the MIS capacitors, thereby using no additional layout area. Cell size is 40.2 µm x 35.4 µm.

capacitors, thereby using no additional layout area. Cell size is 40.2  $\mu$ m x 35.4  $\mu$ m. The output driver is configurable as a low-impedance driver for a parallel, or "lar-end", terminated (to -2 V) 50  $\Omega$  transmission line or as a 50  $\Omega$  series, or "back", terminated driver for an unterminated 50  $\Omega$  transmission line (Fig. 6). In the series terminated case, the output is DOST, and the pads DOPT and DOCS are shorted. For the parallel terminated case,




Fig. 6. Output driver, configurable as a parallelor series-terminated driver.

GaAs IC Sympusium - 61

the output is DOPT, and the pads DOST and DOCS are

For this series-terminated crise, it is important to achieve 50 Ω output resistance in addition to the correct ECL output levels. The current through J3 blases J1 or J2 so that the resistance boking into the sources of J1 and J2 in parallel is siways about 10 Ω. This 10 Ω resistance adds to an αn-chip 40 Ω resistant cachieve the required 50 Ω output resistance. An output high voltage of about -800 mV is achieved by level-shifting the drain voltage in the output FETs by 1 diods from ground. To achieve an output low voltage 400 mV below VBB, an on-chip circuit generales the voltage VOCL (voltage output clamp feT, J2, by the action of A1, since DOCS can never drop below VSs + 200 mV. When the gate of J1 is low, all of the bias current into J3 flows through J2 and the gate voltage on J2 (VOCL) is such that the output low voltage will be 400 mV below VBB (approx. -1.7 V).

For the parallel-terminated case, DOCS is open.

For the parallel-terminated case, DOCS is open, and the output clamp FET, J2, in disabled by the action the amplifier A1. The output signal then swings between -800 mV and  $V_{11}$  (-2 V), since the gate of J1 is switching between 0 and Vss + 700 mV (-2.7 V).

#### **TEST RESULTS**

Fully functional 4K RAMs have been obtained, and the yield of repairable 4K RAMs has recently been excellent. No pattern sensitivity is seen, and the RAMs routinely pass checkerboard, march and galloping patterns. The ratio of repairable RAMs to fully functional RAMs has been very high, lending support to the decision to include redundancy in this RAM. Fig. 7 shows the clock access time of a 1.86 W part, as well as some internal waveforms.




Fig. 7. Waveforms (measured at water-probe) associated with the read cycle of a 1.86 W FIAM. True vertical scale is 2 Vidivision. Output waveform is the super-position of every transition of a row-last and column-last checkerboard pattern, and shows a worst-cast clock access time of 3.6 ns. The column access time is the faster access time.




Fig. 8. Photograph of completed 1K x 4 SSTRAM. Die size is 4280 µm x 3905 µm.

#### CONCLUSION

A high-speed, self-timed 1K x 4 static RAM with input and output latches has been designed, fabricated, and characterized. Standard power-supply voltages and ECL I/O levels make this RAM compatible with existing high-speed ECL systems. By latching input and output signals and generating the write pulse internally. This RAM can be an important and useful component of high-speed cache memory.

#### ACKNOWLEGEMENTS

Gralitude is extended to GigaBit's fab engineers Yie-Dor Shen, Mickey McGuire, Mark Wilson, and Bryant Welch for their efforts in the development of the HMEO and 3-level metal process, and to Tom Coteman for his work on PAM cell yield.


#### REFERENCES

- Y. D. Shen, M. R. Wilson, M. McGulre, D. A. Nelson, and B. M. Weich, "An Ultra High Performance Manufacturable GAAs E/D Process", GAAs IC Symposium Technical Dingst, pp. 125-128, 1987.
- A. Fiedler, J. Chun, R. Eden, and D. Kang, A GaAs 256 X 4 Static Self-Timed Random Access Memory. GaAs IC Symposium Technical Digest. pp. 89-92, 1986.

70 - GsAs IC Symposium

### GaAs IC SYMPOSIUM

IEEE GALLIUM ARSENIDE INTEGRATED CIRCUIT SYMPOSIUM (1972) ! 1/12/19/19 Sponsored by the IEEE Electron Devices Society
and cooperatively sponsored by the IEEE Microwave Theory and Techniques Society



# TECHNICAL DIGEST 1988

• NASHVILLE, TENNESSEE •

**NOVEMBER 6-9, 1988** 

88CH2599-9



### GaAs IC Symposium TECHNICAL DIGEST

TK 7874

113

Papers have been printed without editing as received from the authors.

All opinions expressed in the Digest are those of the authors and are not binding on the Institute of Electrical & Electronics Engineers. Inc.

Publication of a paper in this Digest is in no way intended to preclude publication of a fuller account of the paper elsewhere.

Copies of available volumes of this Digest may be obtained from The Institute of Electrical & Electronics Engineers, Inc., 445 Hoes Lane, Piscataway, N.J. 08854.

IEEE Catalog No. 88CH2599-9

Library of Congress No. 88-640097

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limits of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through the Copyright Clearance Center, 29 Congress St., Salem, MA 01970. Instructors are permitted to photocopy isolated articles for noncommercial classroom use without lee. For other copyring, reprint or republication permission, write to Director, Publishing Services, IEEE, 345 E. 47 St., New York, NY 10017, All rights reserved. Copyright © 1988 by The Institute of Electrical and Electronics Engineers, Inc.

A DATA-TRANSFER ARCHITECTURE FOR FAST MULTI-BIT SERIAL ACCESS MODE DRAM

A. Takasugi, Y. Ohtsuki, A. Kamo and M. Uesugi Ohi Electric Industry Co., Ltd., Tokyo Japan

ABSTRACT

A data-transfer architecture for both fast multi-bit serial acass mode and multi-output pin configuration DRAM is described in this paper. The key feature of the newly developed architecture to realize fast serial access time is the concurrent data-transfer of two cascade serial outputs in a CAS cycle using time-multiplexed data-bus. The data-transfer per one output pin is achieved by only two pairs of time-multiplexed data-bus. The data bus enables to minimize die size compared with non time-multiplexed data-bus; conventional technique.

By using the architecture, a 64K x 4b nibble mode DRAM of small

By using the architecture, a 64K x 4b nibble mode DRAM of small die size and fast nibble access time has been developed.

INTRODUCTION

The Miller will be a server of the server of the

INTRODUCTION

Microcomputers are absorbing a greater share of total DRAM market. Microcomputer hardware requires DRAMs having performances such as small size, fast access time and/or simpler design, less granularity and wider band width. [1],[2],[3]

For those requirements, new DRAMs having both multi-bit serial access and multi-bit parallel data-out organization are required. Conventional technique, however, requires large number of data bus and other circuits to be connected to each data bus for the organization. They require large area on a die and force to widen the die size. A large die has disadvantage in respect of cost, backaging and reliability.

In order to reduce the die size, novel data-transfer architecture has been devisad. The architecture also assures the same serial access time with that of conventional nibble mode.

CIRCUIT OF THE ARCHITECTURE

M-bit serial access mode and N output-pin configuration DRAM designed by conventional data-transfer architecture requires MXN pairs of data bus and MXN latches. In addition to that, large number of interconnections between data bus and other circuits are required. They are the large factors widening the die size. In order to solve those problems, a novel data-transfer architecture reducing the number of data bus and other circuits has been devised. The architecture requires only 2N pairs of data bus, 2N latches. The architecture enables large die size reduction despite the additional N-2 lines of control signals and control circuits. circuits

The circuit of the architecture per one I/O buffer is shown in FIGURE 1. The circuit consists of two blocks; the block-A and the block-B. In this circuit, 2n bits of data are accessed serially.

φA1-φAn and φB1-φBn are on/off control signals between data bus pairs and bit line pairs. In the block-A and in the block-B, the data bus DB-A and DB-B are time-multiplaxed, respectively.

#### DATA-TRANSPER OF THE ARCHITECTURE

(a)-(c) in FIGURE 2 show the data-transfer of the architecture using the simplified block diagram of the circuit in FIGURE 1. In FIGURE 2, the first output data is designated to the data DA1, and then the data DB1,DA2,DB2...,DAn,DBn are accessed serially.

Actually, each data out of the 2n data in FIGURE 2 is to be selected as an first data according to the input address. After that, succeeding serial data are accessed. In the followings, the data-transfer architecture is explained according to the CAS toggle cycle.

(a) In the cycle a, the data DA1 and DB1 are transfered simultaneously from memory cells to the latch L1 and L2 located near the I/O buffer, respectively. And the data DA1 is transfered to the I/O buffer and then driven out. On the other hand, the data DB1 is latched by the latch L2.

(b) In the cycle b, the block-A is initialized. On the other hand, the block-B maintains the state in the cycle a; the data DB1 is latched for the next fast access without being reset.

(c) In the cycle c, the data DB1 latched by the latch L2 in the cycle a is transferd to the I/O buffer and then driven out. Fast access time is enabled because the data is latched in the previous cycle; the data-transfer time from memory cell to latch is not required. On the other hand, the data DA2 is transfered access in the next cycle. access in the next cycle.

Succeeding data are serially accessed in the same data-transfer operations as those in (b),(c). The concurrent data-transfers of two cascade serial output data in one CAS cycle as shown in (c) enables fast serial access time.

High speed serial write is also achieved in almost the same way as explained in FIGURE 2. The differences are the least timing and the data-transfer direction.

#### SIGNAL TIMINGS OF THE ARCHITECTURE

PIGURE 3 shows the clock timings of the architecture in the circuit explained in FIGURE 1. The ΦA1-ΦAn and ΦB1-ΦBn are main signals for multiplexing the data bus DB-A and DB-B, respectively. FIGURE 4 presents the block diagram of the architecture. The signals multiplexing data-bus for fast serial access are cont-

signals multiplexing data-bus for fast serial access are controled by a 2n-bit shift register.

The 2n-bit shift register consists of 2n master/slave flip-flops as shown in FIGURE 5. The control signals of the architecture are generated by the outputs of each master and slave

Chitecture are yellops.

Figure 6 shows the simplified logics of the control signals in serial access mode. The signals of MAi and SAi series control the main signals to multiplex the data bus DB-A, and the signals of MBi and SBi series control the main signals to multiplex the data

In the first CAS active cycle ( normal cycle ), the successive on/off control signals between bit line pairs and data bus pairs are selected for the data-transfer of first output data and next output data by the input address as shown in FIGURE 7. The signal for the next output enables the fast serial access

Program a page of the transfer of the second of the transfer of

in the next CAS active cycle.

APPLICATION OF THE ARCHITECTURE

APPLICATION OF THE ARCHITECTURE

A 64K x 4b nibble mode DRAM has been developed using the architecture. FIGURE 8 shows the die photograph of the DRAM. The architecture has ensured small die size comparable with standard 256K DRAM and fast nibble access time of 20 nsec. Especially the reduction of data buses from 16 pairs to 8 pairs has enabled packaging in a 18 pin standard 300 mil plastic DIP. The slim die has been achieved without any modifications of memory cell array design that is currently applied to standard 256K X 1b DRAM. FIGURE 9 shows the waveforms of the DRAM. Table 1 shows the characteristics of the DRAM. characteristics of the DRAM.

CONCLUSIONS

A novel data-transfer architecture for DRAM has been proposed. The architecture is effective in reducing die size of both multi-bit fast serial access mode and multi-output pin configuration DRAM.

The key feature is the concurrent data-transfer of two cascade output data using time-multiplexed data-bus. The time-multiplexed data-transfer operations are controlled by a shift register which consists of master/slave flip-flops.

A 64K x 4h nibble mode DRAM designed by the architecture has been developed. The architecture has enabled die size reduction and fast nibble access time of 20nsec. Especially the width size reduction has enabled a slim die comparable with that of standard 256K DRAM. The sllim die is suitable for packaging in a 18 pin standard 300mil plastic DIP.

ACKNOWLEDGMENTS


The authors would like to thank T.Kobayashi and M.Ino for their continuous encouragement, and A.Takakura, Y.Iwata, and T.Higashi for their constant support.


REFERENCES

W 30.662

[1] K.Fujishima; et all., "A 256K Dynamic DRAM with Page-Nibble Mode", TEEE VOL. SC-18, No.5 P.470-478; 1984.
[2] P.Baba, et all., "A 64K DRAM with 35 ns Static Column Operation", IEEE SC-18, No.5, P.447-451; 1984
[3] S.Suzuki, et all., "A 128K word X 8 b DRAM", ISSCC'84 TECHNICAL DIGEST, P.106-107; 1984.

THE SECTION AND ADDRESS OF THE PARTY.





#### Burst Mode Memorles Improve Cache Design

Zwie Ambai, Product Planing and Applications Mana David C. Wytand, Vice President of Engineering Ouality Semiconductor, Inc. 851 Martin Avenue Santa Clara, CA 95050-2903

#### Tet (408) 988-8326 Fax: (408) 496-0591


#### ABSTRACT

Burst mode memories improve cache design by improving mill sine on cache missos. Burst mode RAMs above reful of a four word cache fine in their clock cycles at 50 mHz rather than the eight clock cycles that would be required for a conventional SRAM. Burst mode RAMs also have clock synchronous interfaces which make them sesser to dissign into systems, particularly at clock rates of 25 mHz and above.

#### BURST WOOE SRAMS


A burst mode RAM provides high speed transfer of a block of sequential words, cated a burst. A block diagram of a burst mode SRAM is shown in Figure 1. A burst mode RAM consists of a conventional SRAM plus an address counter, a read-wine big top and a write negitier. Read and write thing is controlled by a clock in combination with the address courter load and made write signals. In this configuration, random access to a word in the SRAM requires two clock cycles with successive winth being read or writen at one clock cycle per word. This is shown in the timing diagrams of Figures 2 and 3.

Figure 1: Burst RAM Block Diagram




In the read liming diagram of Figure 2, the first clock cycle is used to load the address counter and the readwrite tip flop for random access so the first word. Read data comes out of the SRAM before the ent of the second clock cycle. The address counter is incremented at the end of the second clock cycle, and the next word is read from the SRAM. This allows one clock cycle per successive word read following the initial random access.

Figure 2: Burst RAM Read Timing



For write operations, the first word of data to be written is clocked in to the write register at the same firms the address counter and the resolvente fig flop are loaded, as shown in Figure 3. Data from the write register is written hits the SRAM during the second clock cycle. At the end of the second clock cycle, have data is clocked into the write register and address counter is incremented to the next location to write the next sequential word.

Figure 3; Burst RAM Write Timing Clock



The burst mode memory is capable of high speed operation and the initial access because the sequential addresses are generated internally by the address counter. This greatly reduces the read and write cycle limes for sequential data following the first access. Clock speeds of up to 50 mHz are possible in a TTL system, making the burst mode memory particularly well suited to the nower generations of high speed RISC and CISC orlps.

Burst mode RAMs are laster than SRAM based memory systems because the ackress counter is traggated into their design. In a burst mode SRAM, the minimum cycle time of the burst operation is approximately the tarms as the address access time of an equivalent SRAM. This can be as the address access time of an equivalent SRAM. This can be as the address access time of an equivalent stands mode memory system design using an SRAM and an address counter, the minimum minimum cycle time of different part the oddress access time of the SRAM. The cycle time is therefore increased by the delay of the address counter. This adds 6.2 ns to the memory cycle time using the QSFCT1614, one of the tastest counters commercially evaluable. If \$10 ns SRAM is used, the minimum cycle is 26.2 ns. Alternately, a 13.8 ns SRAM would be required to achieve the 20 ns Cycle time of a burst mode RAM.

#### CACHE MEMORY IN RISC AND CISC PROCESSORS

The use of cache memories has become a standard feature of high performance processor design, indeed, RISC design is based on cache memory. The function of a cache memory is to improve the effective access time of the main memory, is to improve the effective access time of the main memory is to improve the effective access time of the main memory acted. The cache does this by keeping copies of the most inequently read words from main memory in a small, high speed buffer memory. When the processor estimate to read a word from main memory, the cache checks to see if it has a copy. If it does, it responds immediately, if not, the main memory, in gired on a romal pred cycle, and the processor waits for it to respond. The cache therefore speeds up the system by reducing the average amount of time the processor has to wait to read aword from memory.

THE PERSON AND LANGUES


Caches are effective because most of the memory accesses are read cycles from a relatively small cluster of memory locations, in typical programs.

Cache performance can be defined in terms of effective was states with a cache relative to the number of wall states without it. A 35 mHz processor with modum speed GRAM memory may require three with states without a cache and 0.5 was states with a cache. The three wall states without a cache are determined by the timing requirements of the main memory. The 0.5 was states to a statistical average. It can be estimated by the product of cache miss rate and the number of was states required for cache rolls on a miss.

#### DIRECT MAPPED CACHE EXAMPLE

A direct mapped cache for a 32-bit processor is shown in Figure 4. A direct mapped cache consists of a cache tag RAM, a cache data RAM and a small amount of logic to control events when a cache hit or a cache miss occurs. A cache hit is said to occur if a requested word is found in the cache. A miss occurs when the word is not found in the cache.

Figure 4: Cache Block Diogram




The cache stores copies of words read from main memory in the cache data RAM and stores the location these words are read from in the cache tag RAM. In the direct mapped cache, the less's significant bits of the address bus are sent to both the tog and data RAMs while the most significant bits are stored in the tag RAM when data is stored in the tag RAM when data is stored in the tag RAM when data is stored in the cache data RAMs. In the example shown, both the tag and data RAMs are SK words deep.

When a rest immed is made to main memory, the least stigrificant bits of the address are used to select one of the 8K words in both memories. The most significant bits of the address are compared ogainst the bits stored in the tag RAAL, it then is a match between the two, then the data stored in the data RAM is a copy of the data at the requested location and can be immediately supplied to the processor. This is a cache int. If the upper address bits do not match, the data stored came from a different location. This is a cache miss.

Direct mapped caches work because most accesses to main memory are typically to a small cluster of a few thousand words boated somewhere in the memory space. If the cache is targer than this cluster size, most of the read data will be provided by the cache. The least significant bits of the address bus are used to index within this cluster of words, and the most elphicant bits liberably the region of memory that they carrie from. (Cache theory is a title more subtle than this. It treats the least significant bits of the address as a hashing function for a hash indexed buffer.)

अक्षेत्रसम्बद्धाः

Figure 6: 80486 32K Bytn Cache Block Diagram



The design of Figure 8 uses one QS8813 8Kx18 Tag RAM and two QS8811 8Kx18 Burst Mode RAMs for the tag and data memories respectively. The QS8813 is an 8Kx18 Tag SRAM with build-in match enable togic that allows it to directly drive the BRDY input of the 80486. This eleminates the need for additional logic in the propagation delay path between the Tag SRAM and the miteroprocessor. This can save five or more nanoscoonals in match time. Only 2K of the 8K are used: however, the 8813 provides a single chip design solution for the TAG RAM. The complete design requires only three RAM chips.

Figure 7: 80488 128K Byte Cache Block Diagram

The Principle of Address Springs





Figure 8: 80486 Cache Timing Diagram



The design of Figure 7 uses one CSS813 8Kr18 Tag RAM and four CSS839 92Kr9 Burst Mode RAMs for the tag and data memories respectively. The tuß 8K words of the 8813 are used to support the 32K words of the 8839.

Both the 8811 and 8339 Burst Mode RAM chips provide an on-chip eadness counter and logic for burst mode operation. The address counter provides for bursts of up to four words using the 80485 address counting algorithm. Also, the burst counter on, the 8811, count in either binary or 80486 and counting prodoit, prinselectable.

#### CONCLUSION

Burst mode memorials provide performance improvement for the cache systems used in high speed CISC and RISC systems which use multiple words per cache line. They are particularly useful at CPU clock speeds above 25 mHz due to their higher performance and simpler triantace. Because of these advantages, burst mode memories are becoming a sizudard component for cache design of high speed systems.

Hirtaki Brata, Akin Tsujimoto, Yozhinori Sazo\*, Junji Tsjima,
Takno Adachi\*, Kmihiko Hamayuchi\*, Nachiro Fukuhara\* and Mayo Miyasebi
LSI Memory Division, NEC Corporation

\*Furu Memory Engineering Department, NDAS Corporation

1-33, Minamhashimoto 3 - choone, Sagamhara Kanagawa 229, Japan

\*407 - 53, Korugimachi 1 - choone, Nakahara-ku, Kawasaki 211, Japan

#### 1. INTRODUCTION

INTRODUCTION

For sevenced TV and VCR equipment, particularly
thous for HDTV (High Definition TV) equipment, highspeed, high density serial acress memory or field
memory is required for noting the video data for each
field. So far several such devices have been reportedly,
but have such shortmenting as large circuit sers for serial
I/O circuits and semplest controls. Expecially, high speed
dedundam circuit servil terresse to repair desnaged memory
each is not charred.

In this paper, we will present a new suchbectum that
improve acrial I/O operation speed, reduce beyon are
and enable simple control, significantly. We have
employed an erchitecture ferming high-speed, simple
configuration and easy comendation data suffers and high
speed redundancy circuits. With this architecture, we
have developed a this field control of I/OMHE serial
access expeliality. The process methodology used is a
1.0µm CMCO, and the dis size is 12-9emm a 23-9emm.

#### 2 CONFIGURATION OF 100 MHz HIGH DENSITY

2. CONFIGURATION OF 100 Mile HIGH DENSITY FIELD BUFFER

The configuration of the 100Mile. 4Mb field memory is shown in Figure 1. The field memory has a 56d lines a 960 juste a 8 bits (450240-bits) memory cell suny designed for HIDTV nevers. The detailed configuration of the memory cell suny division is hown in Figure 2. The memory cell suny has been divided into four blocks a data register which reads and writes series to the data suntanteneously since the field memory performs and and wite operations in the same cycle.

An explaination of the transity series is given below. Suppose that a serial 100 data operation is exclusive the field memory of the field memory of the series of the field memory of the field in the configuration. The data seniored into the A block data register, which is the next block to perform 100 operations. The data seniored into the A block are register, which is the seniore call before block B 100 operations. The data registers can be configured in two ways. One is the address pointer to the register (bysically this method has trainly accurated in a Dual Peru Carpacke Buffer (VAMAI), on the other is the data thiff method which moves an address pointer to the register (bysically this method between used in a Dual Peru Carpacke Buffer (VAMAI), on the other is the data thiff method which transfers the 100 data in the full registers. A high speed and high density facility circuit design.

For that reason, the data shift method has been chosen as the sorial socies are architecture of the 4Mb field memory.

#### 3.DATA SHIFT METHOD

CHOSSS-2/00/0000- 0011 \$1.00 01900 TEXT

The data shifter used in the field memory is shows as the circuit diagram in Figure 3. It consists of shift rejuirs and entating past. The employment of the data shift method has a number of advantages. Forst, I/O data it shifted in the third rejuirs synchronously with the clock signal, data can be input and output with the such of the CLK and CLK signals, data can be input and output with the sus of the CLK and CLK signals, only. Consequently, third operations are independent on the number of smit clis in the register, so operations can be carried out at the high speed corresponding to clock frequency. Secondly, million the patient shift broked, there is no need for a write / read but and a write / read address to be first of the control of the state of the state of the control of the state of


The description of the type of redundancy used in the data bill method is shown in Figure 4. Since high speed operation is top priority of the field memory, column redundancy operations also have to be performed at high speed. The following describes the operation of column well-andsacry. In Figure 4, the fust corresponding in the number of column redundancies used is not el. This causes the first data control into the redundancy write thints is led to the first address of the redundancy read shifter and say there. Increases reading spood and simplifies commit. As a result, the speed of the 1.0 µm CMOS field momenty has been raised to 100 MHz while space has been saved by climinating the need for hos and polones.

#### S. SAUB FEELD MEMORY CHIP

As shown in Figure 5, the chip contint of two identical 2Mb memory portions, which are connected each other internally. A dynamic sext result of the memory chip is shown in Procoppin I, where scene operations were performed in a clock cycle of 9m. It can be seen that 100MHz operation is adequately satisfied.

#### & CONCLUSION

The use of the data shift excited and high speed column redundancy circuit enabled high speed data I/O operations, simultaneous read and write operations, chip am reduccion and the sharing of regimen. The adoption of these circuits led to the realisation of a 4352240-bit field memory. As a result, the data regime circuit seas of the protocype chip was 40% smaller than that of



# Pipeline-Architecture for Fast CMOS Buffer RAM's

DORIS SCHMITT-LANDSIEDEL, BERNHARD HOPPE, GERD NEUENDORF, MARIA WURM, AND JOSEF WINNERL

FORM's that allows operation a new pipeline architecture for CMOS SRAM's that allows operation at very high clock rates. Basks requirements for archivelage the high spend are the implementation of a hierarchical architecture and a memory cell with separate made and warrs data lines. Experimental resides to access spend of hierarchicaly organized accessory blocks are between 1.5 and 3.5 ms. The sundman operating frequency of a 16K pipelists hierarchical SRAM (PHSRAM) is to the range of 300 MHz.

#### 1. INTRODUCTION

SYNCHRONOUS SRAM's, also called registered SRAM's, that contain input and output latches [1], [2] are used in clocked systems to avoid additional external synchronization circultry. Thus the maximum clock frequency Eth be increased with respect to asynchronous devices. Memories with a further degree of pipelining can be applied when a high date throughout is important, whereas a delay of several clock periods between address input and data output can be tolerated. An obvious domain of application is in digital signal processing, if, for example, variable filter coefficients have to be provided with high clock frequency or data have to be stored intermediately. Other uses could be in testing equipment for high-speed signal generation and intermediate storage of measurement data as well as in video and graphic

Synchronous SRAM's can be used for these purposes. Their maximum operating frequency is determined by the access time of the complete en-chip memory, except the I/O circuits. According to the pipeline strategy, the clock frequency can be increased by introducing more pipeline stages. In conventional memory architectures, however, it is hardly possible to split up the critical path between the

Manuscript received August 30, 1919, revised Ianuary 15, 1990.

D. Schmitt-Landskele, M. Wurm, and J. Winnerl are with the Corporate Research and Development Department, Stemens AG, D-8000 Munich 33, West Germany.

Munich B3, West Germany,
B. Hoppe was with the Corporate Research and Development Department, Stemens AG, Munich, West Germany, He is now with VDO
Adolf Schinding AG, D-6211 Schwaltanch, West Germany,
G. Neuendorf is with the Semiconductor Division, Stemens AG,
D-MILI Munich B3, West Germany,
IEEE Log Number 90346M.

1/O circultry into several pipeline stages. Registers might be inserted after the address predecoder, but this section consumes only a small portion of the access time. The predecoded address signals branch into a large number of word-line signals, where it would be impractical to insert further registers. Due to the reduced signal level on the bit lines, the data signals can be stored in a digital register only after the sense amplifier. The largest portion of the access time is consumed by word-line delay and sensing. where no register stage can be inserted. Thus only a small increase in operating frequency could be obtained by additional pipelining in synchronous RAM's.

In this paper, we present a new approach for the design of fast pipelined buffer SRAM's [3]. To circumvent the above-mentioned limitations for further pipelining of a memory, we introduce a highly hierarchical memory strucnine in proposed in (4) and (5). More additional registers of to subdivide the critical data path of the RAM into several pipeline stages. Therefore, the pipelined hierarchical RAM (PHSRAM) can be operated at a clock frequency several times higher than a conventional synchronous RAM.

A seven-transistor memory cell with separate word and data lines for READ and WRITE operations is a key component for the effective realization of a PHSRAM. Using this cell, no warre recovery time is required for bli-line equilibration as is the case for conventional static RAM cells, and READ or WRITE cycles can be performed with the same clock frequency. The cell provides a full logic swing and no analog sensing circuitry is required. To reduce the power consumption of the PHSRAM we used a selective clocking scheme, where only the relevant subblocks and registers are activated.

To demonstrate the speed achievement of this architecture, we realized several subblocks of hierarchical memories in a 1-µm CMOS technology. Because the lowest order subblock is the time-critical stage of the pipeline, the delay time of one subblock plus a register delay represents the minimum clock period of the PHSRAM. Measurement results are given in Section VII.

0018-9200/90/0600-0741501.00 £1990 IEEE

Fig. 1. Structure of a 16K SRAM with hierarchical architecture

### II. ARCHITECTURE OF THE PHSRAM

Fig. 1 illustrates how a 16K SRAM can be partitioned into four levels of hierarchy. In the terms of Rem and Mead [4], the elements of level 0 are the memory cells themselves. As the first-level elements, 64-b blocks are chosen consisting of 8×8 cells and peripheral circuits for select-line drivers and sensing. The elements of the second level are 1K blocks consisting of 4×4 64-b blocks and peripheral circuits. The third level is the total 16K block.

In the hierarchical architecture the critical path delay is distributed over the hierarchical levels and does not occur mainly on the word and bit lines as in conventional SRAM's. Therefore, it is possible to divide the critical path into pipeline stages by inserting registers at the interfaces of the topmost hierarchical levels, i.e., levels 2 and 3 in our example. No pipeline stages are inserted on the lowest hierarchical levels, as this would require too many registers.

THE RESIDENCE OF SOLID-STATE CRICUITS, VOL. 23, NO. 3, ASSES 1

Maximum operating frequency is obtained if the delay in the most time-critical stage is as small as possible. Therefore, we deviate from Rem and Mead's original proposals. The memory blocks in the lower hierarchical levels are not supplied with complete decoding and data multiplexing circuitry. Low-level address decoding and data multiplexing is partly done in the higher levels of hierarchy. For instance, each 1K block (level 2) generates four data-out signals. The relevant data line is selected in level 3. Or, as a second example, activation of the rows and columns of memory cells of the 64-b blocks (level 1) is triggered by row- and column-select signals, which are generated in predecoders on level 3 and 2.

Fig. 2 shows the resulting architecture for the 16K PHSRAM with five pipeline stages. In the first pipeline stage, the four highest addresses are used to create 16 block-select signals for the 1K blocks. The lower addresses are predecoded into four groups of select signals row and column-select-2 signals are destined to select the rows and column-select-1 signals are destined to select the rows and column-select-1 signals address the cells within a 64-b block. The input data DIN and the warre-enable signal WE are stored in synchronizing registers.

In the second pipeline stage, the predecoded signals are distributed to the 1K blocks. They are latched in registers connected to block selective dock signals (see Section III). In the third pipeline stage, data are written to or read from the 1K block. In the example, four data-out latches are provided in the 1K block. In the fourth and fifth stages, the output data are further multiplexed and buffered.

# III. PIPELINE OPERATION AND

A timing diagram of the data flow through the pipeline stages is shown in Fig. 3. A READ cycle is followed by a warre cycle. The READ address bits are latched in cycle 1 (falling edge of clock PM), the corresponding memory cell is addressed during cycle 4, and the data bit appears at the output during cycle 6. The warre address is latched in at the end of cycle 2, and the data are written into the according memory location during cycle 5.

The signals S1-S3 denote select signals at register outputs of pipeline stages 1-3, as is indicated in Fig. 2. The signals D3, D4, and  $D_{cod}$  are the multiplexed read data in the corresponding pipeline stages. In particular, S3 are signals appearing out of the input latches of the 1K block following the falling edge of PI (see below). D3 are the read data fed into the output latches of the 1K block that have to be stable at the falling edge of PO. Thus, approximately one clock period is available for the delay time of the 1K block.

The new scheme of selective clocking is also illustrated in Figs. 2 and 3. The registers within the third hierarchical level are clocked by nonoverlapping master/slave clocks PM and PS derived from a single external clock signal.




Fig. 2. Block diagram of a pipelined hierarchical ISK SRAM (PHSRAM), Circuits within dashed block are in each of the




Fig. 4. Seven-translator memory or L.

Inverse clocks PMQ and PSQ are provided for the respective p-channel transistors of the transmission gates.


In the second hierarchical level, only one of the 16 lK blocks has to be activated at a time. Therefore, local clock signals are generated in each 1K block. The pair of input clocks P1, P1Q serves the input registers to the 1K block, whereas the output clocks P0, P0Q are destined for the four data-out registers of the 1K block. To this purpose, a clock signal PMB having a slightly advanced phase with respect to PM is generated. It is gated with the block select signal, which is delayed by one clock period with respect to the output of the 4:16 decoder for the input clock generation. The select signal for the output clocks is delayed by another clock period.

Static registers are used for the input signals of the 1K blocks. When a block is not selected, the first latch of each input register is open, and the second latch is closed. So no undefined states can occur within an unselected subblock. On the other hand, in unselected output registers the second latch is open, and the inactive output lines are pulled down to low level. So the occurrence of concurrent signals is avoided in the fourth-sage, where the data of several 1K blocks are multiplexed. With this scheme of selective clocking, the power consumption in the clock generators and subblock registers is drastically reduced as compared to global clocking.

### IV. MEMORY CELL

A seven-transistor memory cell with separate word and data lines for Read and write operation was developed (see Fig. 4). Due to the separate Read and write data lines, no contrary data flow occurs in successive Read and write cycles. Thus write recovery times are avoided and it is possible to perform Read and write operations at the same high clock frequency, and to switch between operating modes without wait cycles. A full logic voltage swing is obtained on the short data lines of the 64-b blocks, and a logic gate could be used for sensing instead of an area-consuming and slower sense amplifier. The memory cell size in a 0.8-µm technology is 14 µm×21 µm. For cumparison, the size of a standard CMOS static cell in the same technology is 11 µm×17 µm.

Two write access transistors are introduced in series connection. These access transistors are activated by a




level 1 block of 64 memory cells
Fig. 5. Circuit diagram of 64-b block.

row select signal gated with the WE signal and a column select signal, respectively. Therefore, only a single memory cell is addressed in a 64-b block for writing instead of a whole row of cells. This eliminates noise margim due to charge sharing of neighboring cells in warre cycles. Consequently, the inverter sizes within the seven-transistor cell can be chosen to optimize READ access times. In particular, the size of the feedback inverter, in minimar, the size of the feedback inverter, in minimar to maticular latelits, whereas the main inverter is designed to provide a strong cell signal. Precharging of the warre data lines is not necessary, and the data signal can be distributed to all cells in a block without further decoding. Thus the area overhead due to the additional access transistor and select lines is partly compensated by a reduction in decoding circuitry, and omission of precharge circuits.

### V. 64-b BLOCK

The circuitry of the 64-b block is shown in Fig. 5. All row and column select signals of level 1 and level 2 are active low. More gates form the row and column decoders. For a write cycle, the write-column select-2 signal and one of the row select-1 signals are active resulting in one active write-row select for write word line). The row select-2 signal and one column select-1 signal activate one column select line. Data-in is distributed to all cells in the block. In only one cell are a write-row select and a column select signal active at the same time.

During a READ cycle, the READ-column select-2 signal and one of the row select-1 signals activate one of the cight READ-select lines (or READ word line). The data bit



Circuit diagram of readout cir


from the addressed cell is passed through to one of the two data-out lines in a multiplexer logic, gated by the row select-2 and one of the column select-1 signed. Due to short READ data lines, there are no analog circuits necessition. sary for sensing. A logic gate activated by the column select signal is sufficient to restore the readout signal to CMOS level.

As a main advantage, this structure offers fast access. It is also little sensitive to fluctuations in the fabrication process, as it contains only digital logic circuits. This also implies the possibility of transferring a design to a new technology by a simple shrink, without further redesign.


### VI. READOUT CIRCUITS

The bus-driver tree proposed by Rem and Mead [4] can be easily recognized in the readout circuit of the 16K PHSRAM (Fig. 6). The number of lines that are multiplexed differs according to the level of hierarchy, the length of connected wires, and the kind of logic circuit used. The transistor widths increase with the level.

The eight output lines from the four 64-b blocks in a w of the IK block are multiplexed in a pseudo-NMOS SIDE gate. The output path is divided into two more pipeline stages, followed by an output buffer. The delays of the output stages 4 and 5 are shorter than in the critical stage 3, containing the 1K block. A certain delay has to be provided between latches in order to prevent



rograph of experimental 4K block with h



races. For an economic use of area, parts of the multiplesing circuits are placed between the register latches.

## VII. RESULTS

Differently sized test structures for PHSRAM's were produced in a single-poly, double-metal 1-um CMOS technology. Fig. 7 shows the micrograph of a 4K block consisting of 8×8 64-b blocks with seven-transistor cells. Its delay determines the clock rate of a 64K PHSRAM using 4K blocks as the critical stage. The measured waveforms for a READ access are shown in Fig. 8. The delay is 3.6 ns for the rising edge and 4.5 ns for the falling edge. This includes a delay of I as caused by an on-chip pad driver, which does not contribute to the critical path delay. The falling edge delay of a corresponding 1K block plus driver is 3.5 ns. The delay of the measurement setup was compensated by measuring an on-chip short-circuit connection. The measurements are in good agreement with simulation results. The corresponding maximum clock frequencies were also estimated from simulations, accounting for the additional register delay. They are 200 MHz for 4K blocks and 250 MHz for 1K blocks. Note that the higher clock frequency possible with 1K blocks is paid for by larger area.

To judge the speed advantage of the PHSRAM, it is also interesting to compare the simulation results for

### TABLE ! REMATS FOR PHISRAM SOUTATION INTELLIGIES

mestured on-thip access time	lum COOS, 41-block	3.5	
on-chip access time	The Carst transce		

elmule ted	lan Onl, 42-blocks	300 Mzs
	las Oos, 1k-blocks	230 1012
data rate	0.8pm OOS, 1k-blocks	300 MBs
of PESSAN	0.02	

other architectures. For the 1-3 m technology we estimate the access time of an asynchronous 64K SRAM with large cell arrays to be 14 m. The introduction of the hierarchical architecture offers a 30% ruduction of access time to 9 ns [5]. A corresponding synchronous SRAM with hierarchical architecture would have a minimum clock period of about 8 ns. The minimum period of 4 ns estimated for the pipelined RAM with 4K blocks is twice as fast.

Careful simulations were also performed based on the layout for a 16K×1 SRAM in a 0.8-µm technology with polysilicon gate, one policide, and two metal wiring layers.

According to our computational results, the maximum clock frequency is above 360 MHz. The power consumption at this frequency is estimated to 0.8 W. The chip size is 16 mm<sup>2</sup>. For comparison, the size of the corresponding asynchronous 16K SRAM with a standard six-transistor cell is 8 mm2. The additional area of 8 mm2 for the PHSRAM results in equal pans from using a fully digital hierarchical RAM architecture with seven-transistor cells and from the area required for registers and additional wiring for the pipelining. The measurement and simulation results are presented in Table 1.

### VIII. SUDOMARY

A novel architecture for fast CMOS RAM's was presented. The hierarchical architecture together with a seven-transistor memory cell provide a circuit using digital signal swings all over. Key advantages of the full-swing static logic circuitry are robustness with respect to fabrication tolerances and a high noise immunity. Moreover, the circuit can be reduced to finer structure sizes without any redesign, since there are no critical analog circuit parts. Pipelining the hierarchical architecture, a buffer RAM with a very high clock (requency and fully random READ/ warre capability can be realized. Trade-offs are larger area and the latency time of READ data with respect to the address input amounting to several clock periods.

Clock frequencies in the range of 300 MHz are possible for a 16K buffer SRAM in O.E-um CMOS technology. A 64K PHSRAM appears to be feasible with approximately the same clock rate. Comparable data throughputs can be achieved now only by BiCMOS and bipolar circuits in Si technology, but with a considerably higher power consumption or process complexity. The chip size of a 16K

BiCMOS SRAM [6] with similar performance is approximately 25% smaller. The general strategy of the pipelined blerarchical memory architecture is not restricted to CMOS static RAM's, but can elso be applied to DRAM's or nonvolatile RAM's.

### REFERENCES

- F. Miller, S. Remington, and R. Crim, "High frequency system operation using synchronous SRAMs," in Mission IST Conf., Rec. (Chicago, III.) Sept. 15-17, 1987, pp. 400-432.
   F. Towlet et al., "A 12th data accust /5m cycle CMOS ECL static RAM," in ISSCC Del. Freth Papers, Feb. 1989, pp. 30-11.
   D. Schmitt-Landsheidt, B. Hopper, C. Neucadon, M. Wurm, and J. Winner, "Pipelined Exist RAM with 300 MHz operating frequency," in Proc. Exist Cliff, Physical Sept. 1989.
   M. Rem and C. A. Mead, IEEE J. Sodd-Saste Criticate, vol. SCM, pp. 413-461, Apr. 1979, abo in Introduction to VLSI Symmu, U. Mead and L. Correy, Eds., 2nd ad. Reading, MA: Addison-Wester, 1989 in Eds.
   D. Bennis-Landsheidt, G. Neuendorf, B. Hoppe, and H. J. Maussen," Hierarchical schillatours for Isst CMOS SRAM," in Proc. COMPEURO Chimbers, W. Cermanyl, May 8-12, 1989.
   W. Heinstel, R. Kreba, and K. Zlemmin, "A 4m 168 BESOMOS SRAM," in Proc. Symp. VLSI Caratin (Kyoto, Japan), May 25-27, 1989.



Dorb Schmitt-Landsteld was born in Freiburg. West Germany, in 1952. She received the Dipl. Ing. degree to electrical engineering from the Technical University of Karlaruba in 1977, the Dipl. Phys. degree from the University of Freiburg in 1980, and the Ph.D. degree to physics from the Technical University of Munich in 1984.

She was empaged in the areas of semiconductor bases and nonlinear optics. In 1981 she joined the Corporate Research and Development Department of Siemens AO. Munich, West Germany, where worked on scaling problems in MOS devices and design of high-speed MOS details. Operated the in absence of a month of the semiconduction of the ently she is in charge of a group knowed in



Bernhard Hoppe received the master's degree and the Ph.D. degree in theoretical solid-state physics from the University of Frankfurt, West Ormory, in 1932 and 1936, respectively. His distriction was on phase transitions and critical phenomena in magnetic systems with highly de-generate ground states. In 1936 be joined the Corporate Research and Development Department of Sigmens AO

To 1980 be found in Corporate Research and Development Department of Siemers AO in Munich, West Germany, where he was engaged in the design of high-performance Chologic circuits, neural networks, and mathematical methods for circuit primisation. Since 1989 he has been with VDO Adolf Schindling AO in chevalbach, West Germany, where he is involved in the design of ull-custom MOS circuits for automotive applications. logic circults, neural nen



Gerd Nroendert was born in Gross Twitiputedt. Wen Germany, in 1999. He received the Dipl. log-degree in electrical engineering from the Technical University of Munich in 1985.

In 1985 he joned the Corporate Research and Development Department of Stemens AG. Munich, West Germany, where he was working in the draign of high-speed MOS circuits and CMOS SRAM's and in the dreetopment of circuit and CMOS SRAM's and in the dreetopment of circuit continuities methods. In 1999 he account cuit optimization methods. In 1979 he je the Semiconductor Division of Siemens

the Semiconductor Division of Siemens a invoked in testing of complex CMOS circuits.

# MIPS-X: A 20-MIPS Peak. 32-bit Microprocessor with On-Chip Cache

MARK HOROWITZ, MEMBER, IEEE, PAUL CHOW, MEMBER, IEEE, DON STARK, STUDENT MEMBER, IEEE, RICHARD T. SIMON'S STUDENT MEDGER, IEEE, ARTURO SALZ, STEVEN PRZYBYLSKI, STUDENT MEDGER, IEEE, JOHN HENNESSY, MEDGER, IEEE, GLENN GULAK, MEDGER, IEEE, ANANT AGARWAL, ITUDENT MEDGER, IEEE, . AND JOHN M. ACKEN, MEDITER, LEES

ment on MEPS-X is a 33-bit BLSC microprocessor languagemental in a matter 3-p m, recodered-contal, n-mail-GMOS-technology-Righ per-cal in achieved by using a someorthapping recognises 20-MPh clock-mental new intermedical greaty produce. For reviews its necessary hand-mental new percentage of the produce in necessary handaring one instruction every cycle. To reduce its messary band-circumstra, MIPS-2 includes a 3-kbyte co-chip instruction cache. and examing see instruction over cycles. Teacher the state of which requirements, MEPS-2 believes a 2-byte conclus instruction ceclas. This cache satisfies 90 percent PT-22 increation fetches, and reduces the memory benefold in 60 percent by reference 2.2. MCPS-X to a peak operating PHB-67 20 MCPS-X percent provides an effective throughput of 12 MCPS where the effects of the excellent and effective throughput of 12 MCPS where the effects of the excellent contract contents. MCPS-X consides 1500 devices in an 8.2.5-sun<sup>3</sup> dis. To produce a high-speak-resupctor system, MCPS-X tons a dample compain-respirate PhD-67 and the effective throughput of the basis procursor effected on an easy of the contract procursor of the effective first through the procursor effected on the easy of the contract procursor is of the procursor. This paper provider up nearly of the contract program on the procursor. This paper provider up

per of the exempt system on the processor. This paper professor exercises of MUPS-X, foresting on the suchsiques used to reduce the complexity of the processor and implement the on-citie instruction tachs.

### L. Introduction

HE MIPS-X project began in the Summer of 1984 THE MIPS-X project began in the summer of any with the goal of designing a second-generation RISC microprocessor that could be used as the processing modes to the processing modes. of a shared-memory multiprocessor. With the knowledge gained from early RISC designs [1]-[3] and the improved performance available from a 2-µm two-level-metal CMOS process we have designed a processor with a peak instruc-tion rate of 20 MIPS. MIPS-X borrows from the original MIPS machine [1] the ideas of a simplified instruction act, pipelining, and a software code reorganizer to handle pipeline interlocks. However, to improve performance, MIPS-X uses a simpler instruction format, a deeper pipeline, an on-chip insurection cache, and a faster clock rate.

There are several areas that are important to consider when designing a high-speed processor, particularly one that is to be implemented in VLSI. These include the memory system design, the clocking methodology and the

Manuscript received March 27, 1927; revised June 4, 1927, The MOPS-X research was supported by the Defense Advanced Project Research Agency under Contract MDA933-E3-C-033. P. Chow, S. Fraybythil, and O. Gulak were supported in part by the Natural Sciences and Engineering Research Council of Cemida.

The authors are with the Computer Systems Laboratory, Stanford University, Stanford C. 49403., IEEE Log Number 8716186.

complexity of the resulting hardware. We feel that the most important factor is simplicity. For a high-speed processor, additional functionality should only be added when it significantly improves the overall performance of the machine. The design team has a certain amount of time and silicon area it can use to complete he task. Resources spent implementing a feature are resources that cannot be spent on other aspects of the design. In MIPS-X, the execution portion of the processor occupies a small fraction of the die area, allowing us to use the extra area to improve the performance of another critical element of the processor, the memory system.

As instruction rates increase, the bandwidth and latency of the memory system become important issues. This i evidenced by the greater use of on-thip caches and instruc tion prefetch queues to docresse the average time require to access instructions [4]-[10]. Crossing chip boundarie has become a limiting factor in high-speed proces tems; this makes it difficult to access instructions and dat quickly if they have to be topicall-chip. MIPS-X mer our a large 2-kbyte on-chip instruction cache and an extern Interface optimized for high-speed cache access to provide the required memory bandwidth for the processor.

Increased performance also implies faster clock rate and this makes the problem of clock distribution mo difficult Multiphase clocks exacerbate the situation b cause the time per phase is smaller and there are me phases to distribute. MIPS-X uses a simple two-pha clocking scheme, and locally generates additional cloc when necessary. Circuits using local clocks are often cali self-timed because they derive the timing information in the delay of the circuit being controlled. The use of se timed clocks makes the global clocking in MIPS-X simp . but does add some circuit complexity in the parts of at a chip that require additional clocks.

The next section gives an overview of the MIPS-X architecture and the supporting memory structure. This is followed by a description of the pipeline in Section IIL Sections IV and V present the hardware required to implement this machine. Section VI follows with a descriptive of the design methodology used to keep the hardware

0018-9200/87/1000-0790\$01.00 O1987 IEEE

relatively simple. The summary and rent status of the project are given in Section VII.

### IL ARCHITECTURAL OVERVIEW

The only instructions implemented in MIPS-X are those that contribute significantly to the performance of the machine. These insuructions have been made to execute very quickly. The processor is a kind-store machine; the only instructions that can access the word-addressed memory are explicit load and store instructions. All other instructions use the 32-word register file. There are three types of instructions: memory, branch, and compute. Memory instructions support a single addressing mode that adds an offset to the contents of a register to generate the effective address. Branch instructions contain an explicit comparison operation. This COMPARE AND BRANCH form was chosen to increase the speed of branches by removing the instructions that are normally needed to see the condition codes. Unlike some of the recently announced RISC machines [11], MIPS-X provides a full set of comparison operations for branches, rather than provid-ing only simple (equality and rign) compares. Compute instructions are generally three-operand instructions with two sources and a destination. MIPS-X supports a wide variety of arithmetic, logical, and shift operations, including variable byte rotates to support character handling. A limited number of compute instructions include an im-

diate field, providing a simple way to generate and use or 17-bit constants.

The instruction format was optimized for simple decode. All 37 instructions are 32 bits and use a fixed format for the register specifiers. The four formats can be seen in Fig. The comp func field in the compute instructions directly feeds control inputs in the execute unit making decoding very simple or nonexistent.

MIPS-X requires a low-latency and high-bandwidth connection to memory. With single-cycle execution and a 20-MHz clock, the peak bandwidth required for instruc-tions and data is 40 Mwords/s (160 Mbytes/s). Besides the difficulty in designing a memory system to support this data rate, transferring this amount of data across the pins of the package is extremely difficult. To reduce the large instruction bandwidth requirements, MIPS-X has a 2kbyte instruction cache (ICache) on the processor. This cache occupies about one-half of the interior die area, satisfies roughly 90 percent of all instruction references [12], and reduces the instruction bandwidth requirements across the pins by a factor of six. 1 Missed Instruction references and data references go off-chip to a large 64Kword external cache. The on-chip cache effectively dual ports the memory system, allowing the processor to simultaneously fetch data from the external eache and instructions from the internal cache. The large external cache is

couring a miss two instructions are frached during the two cycles when the processor is stalled. This leads to an average instruction feath rate of one instruction every six cycles, or one-sixth of the original requirements.




Fig. L. MIPS-X instruction formats.

required to minimize the miss rate because accesses to the main memory take 15-20 processor cycles to letch back four words. Low miss rates are also important to reduce bus contention in a shared-memory multiprocessor system.

The external interface is optimized for speed. It is designed to connect to a large eache memory, is fully synchronous, and can operate at a 50-us cycle time. The interface is very simple; it presents an address by the beginning of a cycle and expects the data by the end of the same cycle. The general bus interface is placed on the other side of the external cache.

We realized early in the design that we would not be able to fit all the functionality needed for a high-speed computer onto a single die, so MIPS-X implements a simple, yet efficient coprocessor interface. This interface is made more difficult by the presence of the on-chip instruction cache which hides instructions from attached conrocessors, instead of using valuable package pins to transfer the coprocessor instruction off the chip, MITS, Xinses the address and data bus for the coprocessor operations. During a coprocessor cycle an additional processor pin is asserted, indicating that the value on the address bus is a coprocessor instruction rather than a memory address. The coprocessors decode the instruction and determine their correct action. During these cycles the data bus can be used to transfer information between the coprocessor and MIPS-X. The inelliciency with this scheme is that all coprocessor-memory traffic must be transferred through the processor using extra instructions. We felt this would only be a significant problem for the floating-point processor. To improve the floating-point interface, two special memory instructions were added to MIPS-X that directly transfer data between one specific coprocessor and memory. With this minor addition we were able to provide a simple interface that supports high-performance coprocessors. One advantage of this interface is that coprocessor instructions look just like memory instructions and thus can be implemented easily.

MIPS-X provides separate system and user addresses. Programs running in user mode are prevented from accessing system addresses, while programs running in system mode can access either address space. The processor can enter system mode only by taking an interrupt or by

executing a trap instruction. To support a dynamic paged virtual memory system, all instructions are restartable. The processor supports both maxicable and nonmaskable interrupts. An interrupt causes the machine to flush the instructions in the execution pipeline, enter system mode, and jump to location zero. This simple support for exceptions provides the essential features needed to build an operating system for the processor.

### III. PIPELINE

Instructions in MIPS-X require five clock cycles to complete: instruction letch (IF), register letch (RF), execute (ALU), memory access (MEM), and write back of registers (WB). During IF, the instruction is feuched from the on-chip instruction cache and loaded into the instruction register. The RF cycle is used to drive the register specifiers from the immuction register to the register decoders and then to perform the artisal register fetch. During  $\phi_1$  of the execute cycle either the ALU or the shifter evaluates, and during on this result is driven onto the result but. For branch instructions, the ALU is used to evaluate the branch condition, and a separate adder in the program counter unit is used to compute the branch destination. This adder has the same timing as the ALU and evaluates on  $\phi_1$  of ALU. For memory instructions, the ALU is used to compute the effective address and during \$2 this address is driven to the address pade. By having the ALU evaluate in a single phase, the address has enough time to be driven off the chip before the end of the ALU cycle. Thus the address is valid at the pins of the chip when the memory cycle begins. This predrive of the address gives the external cache memory a full cycle (MEM) to complete its access. The result of the instruction is

The MIPS-X processor is pipelined so that a new instruction can be started every cycle. Starting the next instruction before the current instruction is completed gives rise to a number of pipeline dependencies as shown in Fig. 2. For example, the result of a branch instruction is not known until the end of the ALU cycle, too late to affect the IF of the next two instructions. Therefore, the two instructions following a branch will be fetched indo-pendent of the outcome of the branch; the branch delay is two cycles. The pipeline also has a delay slot associated with loads. Since the data from the load does not enter the chip until the end of the MEM cycle, it arrives too late to be used in the ALU of the next instruction. The instruction following a load cannot use the value just loaded. The processor does not contain pipeline interlocks in hardware so these pipeline interlocks are handled by a pass of the assembler called the reorganizer, a technique pioneered by the original MIPS processor [1]. The reorganizer is responsible for generating a code sequence that is free from pipeline dependencies. If the reorganizer cannot find a useful instruction to put into a delay slot, it fills the slot with a no-op instruction, effectively stalling the machine for a cycle at the cost of increased instruction bandwidth.



We 1 Pineline description in MIPS-A




Fig. 1. Die photo of MIPS-X.

To help the software system use the two slots associated with a branch, MIPS-X can optionally squash (turn into-ops) the instructions in the slots if the branch is no taken. This allows the reorganizer to predict that the branch will go and put the first two instructions of the branch destination after the branch. In this case the michine effectively starts executing the code at the branch destination right after the branch instruction. Only if the branch is not taken are these instructions turned in no-ops and the resulting cycles wasted.

To avoid having additional pipeline constraints, MIPS-has two levels of internal forwarding or bypassing. To bypassing allows the result of one instruction to be used input for the next instruction and is needed because it actual warte into the register file occurs late in the instruction, too late to be directly used in the next two instructions. The bypass logic slightly complicates the design the register file, but greatly reduces the number of no-ogneeded to eliminate interlocks.

### IV. HARDWARE RESOURCES

A microphotograph of the processor with the major functional blocks outlined is shown in Fig. 3. The on-chip instruction cache dominates the die: occupying the upper half of the chip. The data path of the processor runs under the cache, and can be divided into four major sections. The register file contains 32 general-purpose 32-bit registers.




Fig. 4. MIPS-X hardware resources.

the pipeline bypass registers, and the registers associated with the external memory interface. The execute unit contains a 32-bit funnel shifter, a 12-bit ALU, registers to support single-bit multiplication and division (MD), and the processor status word. In the program counter unit (PC unit), there are two 32-bit adders, one used as an incrementer to calculate the next instruction address and the other used to compute the destinations of branches, and a chain of shift registers (PC chain) that is used to hold the addresses of the instructions currently in execution. These addresses are needed to restart the machine in the case of

interrupt. The tag section contains the tags and valid utts for the on-chip instruction crehe. Located between the data path and the lCache is the instruction register, which contains a set of pipeline staging registers, and a small amount of instruction decree-live. The instruction register is also responsible for writing instructions into the cache during an internal cache miss.

Fig. 4 shows the hardware and the major buses. Data are read from the register file on the Seel bus and Seel bus. Data are written to the register file from the bypass block. The result bus carries values to the bypass block and to the tag section where it is multiplicated with the PC bus and used as an address for memory instructions.

### A. Instruction Cache

Much of the design effort of MIPS-X was spent implementing the on-chip instruction cache. The goal was to design a simple cache that provided a high hit rate and a low eache-miss penalty. The on-chip cache is organized as 32 blocks of 16 32-bit words. Each block has a tag indicating the part of memory that is currently stored in it, and each word in a block has a valid bit indicating whether this word is currently stored in the eache. The use of valid bits allows the cache to have a large block size but use sub-lack replacement. The large block size was chosen to itze the amount of storage required for tags, allowing

a full 512-word instruction cache to be placed on the die. The small number of tags also allowed the tag memory array to be placed in the data path, reducing the amount of wiring needed for the cache. With the tag array in the data path, the large ICache above the data path becomes a 512×32-bit static RAM.

The cache system has a full cycle for its access, but needs to determine whether the instruction will hit in the cache in a single phase. The early hit detect is needed to be able to use the next cycle to fetch the missed instruction from the external cache as shown in Fig. 5. The root of the problem is that external memory accesses really take one and a half cycles: the processor must drive the address pads on \$2 of the cycle before the memory access. To fetch the missed instruction by the end of the first cache-miss cycle, the processor must drive the instruction address of the chip during  $\phi_2$  of the IF that misses, and thus we need the hit signal by the end of  $\phi_1$ . Using the early hit detect, internal cache misses stall the machine for two cycles. The first cycle is used to letch the missed instruction from the external cache, and the second cycle is used to write this value into the instruction cache. Since we assumed that the data from an external cache fetch are valid just before the end of the cycle, to reduce the miss delay to a single cycle we would need to extend the cycle time to provide sufficient time for a cache write to complete after the data become valid. Instead, MIPS-X uses the second eache-miss cycle to fetch from the external cache the next instruction that will be executed. Therefore, ICache misses have a penalty of two cycles, but fetch back two words. This fetch of two words halves the miss rate of the cache and provides roughly the same system performance as a cache with a single-cycle miss penalty, but accomplishes this performance without influencing the cycle time of the processor.

The tags are stored in a content-addressable memory using a standard ten-transistor CAM cell so they can be quickly compared against the current instruction address. Fig. 6 shows the tag array. The 32 tags are placed in the

Fig. 3. MIPS-X instruction cache-miss timing




Fig. 6. Tag array showing tag cell and self-timed warrs.

data path and match its pitch. Located above each tag are the 16 valid bits associated with that tag. The valid bit cells are the same width as the tag cells which means that the valid bit store (Vatore) fire directly on top of the tags.

valid bit store (Visione) fits directly on top of the tags.

Logically, the 32 tags are broken into four different sets of eight entries each. Low-order bits of the instruction address select a set and the associative compare is used find the correct entry in the set. The most significant 24 bits of the instruction address are compared against the tag entries. The least significant 2 bits are the byte selector and are always zero for instructions; the next four bits select the correct word in each cache block, and the next two bits select the correct word in each cache block, and the next

Hit detection requires first comparing the current instruction address against the values attred in the CAM array, and then fetching the correct valid bit for the block that matches. To generate the hit information in one phase, the tag compare and valid bit fetch are performed simultaneously. The Vstore is logically organized as 64 words of eight bits. During the tag compare the low-order bits of the instruction address are used to index into the Vstore to fetch the eight possible valid bits, a bit for each tag that could match. Next these output lines are asseed with the output of the tag comparison, and then crack together to generate the cache hit signal. Since the tag compare and the Vstore access both require roughly 13 as, it is easy to generate the hit signal in a single phase.

There are two types of internal cache misses: block miss and word miss, depending on whether the block for the

HERE POURSEL OF PATENTS CHECUTTS, VOIL, SC-22, MO. S. OCTOBER 1987





Fig. 7. Valid store circuit.

desired instruction is already in the cache. To make the cache-miss sequencer simpler, it only handles word misses. When a block miss occurs, a tag is written with the new instruction address and the valid bits for that tag are flushed in the same phase that the block miss was detected (Fig. 6). The tag write allocates a block for the instruction, and makes block misses look like normal word misses. To generate the write signal, we make use of the monotonic nature of the tag comparison logic. The match output of each CAM word is precharged on  $\phi_1$  and falls during  $\phi_1$  if the instruction address does not match. The outputs of all the match lines are NORed together forming the block-miss signal. This signal starts low at the beginning of  $\phi_1$  and rises only if a block miss occurs. It is used to drive the write line of the selected tag high, writing the current value of the program counter into the tag. Fig. 7 shows how the tag write line also serves as a virtual ground for the valid bits associated with that tag. When the write line is puller high it forces all the cells to reset, clearing the valid bits for

MIPS'X uses a simple ring counter algorithm for selecting the tag to be replaced during a block miss. The rin counter is located above the Vistore, and is incremente after each block miss. The fetch of two instructions during a coche miss means that the ring counter must also incoment when there is a block hit and word miss, and the rin counter points to the block where the hit occurred. The prevents a block miss during the fetch of the second instruction from clobbering a block that only had a were miss during the fetch of the first instruction.

The data portion of the instruction cache uses a fair conventional static RAM design that has been optimine for synchronous operation. During \$\phi\_1\$ of IF, the bit linand sense circuit of the RAM are precharged, and timbow-order six bits of the instruction address are driven the RAM and decoded. These six bits form the revision formation is available and is sent to the RAM. This information is used for the column select. During \$\phi\_2\$ of IF, the selected word line is driven and the outputs of the sense amplifiers are latched into the instruction register. Because of the short bit lines and relatively large cell transitors, MIPS-X uses a simple unclocked sense circuit






Fig. R. RAM sense unphiller.

(see Fig. 8). This circuit is relatively slow since one bit line must fall below a p-FET threshold before it begins to sense, but has the advantages of not requiring a sense clock and not dissipating any static power. The measured access time of the RAM is about 18 ms, well within the single-phase access requirements.

### B. Register File

The MIPS-X architecture requires a dual-READ single-walls register file, with support for double bypassing. The register file is time multiplexed, with walls's occurring on \$\phi\$; and READ's on \$\phi\_2\$. To reduce the access time, three sets of decoders are placed above the register array, one for each access port. The inputs to the decoders are driven on the phase before their output is used so the decode time is not on the critical path for accessing the registers.

The initial design of the register cell used dual-differential buses, but this was dropped because the short bit lines

le sense amplifiers unnecessary. Instead we used a MOS version of the six-transistor RAM cell with split word lines described by Sherburne et al. [2]. Fig. 9 shows the CMOS cell. Time multiplexing the register array did pose a minor problem, since both bit lines must start al. 5 V for a READ. The self-timed circuit shown in Fig. 10 was used to solve this problem. This circuit detects when a warts has completed, turns off the warts and then restores both bit lines high. A row of dutumy cells was placed above the register array; these cells are hardwired to always contain a zero. Thus, after a READ the dutumy bit line is always low and the bit line is high. The write drive for the dutumy row input is tied high, so it always tries to write a one into the cells. Transistor M. detects when the bit lines have crossed by enough to write the register. This transistor discharges the precharged node Done, causing Done to rise, and forcing the write drivers to recover the bit lines for the following SEAD. Transistor M. is needed to prevent the circuit from oscillating. If it is deleted, then the recovery of the bit line will cause Done to rise, and the write will restar. The write and recovery is quite fast, requiring less than 20 its to complete.

To remove many potential pipeline interlocks, the register file is double bypassed. This requires adding bus drivers to two latches in the data path, and adding four co-arators in the control as shown in Fig. 11. The rators check the destination of the previous two




Fig. 1. CMOS dual-port register cell.




Fig. 10. Schematic of the self-timed bis-line Watts circuit




Fig. 11. Regimer bypass logic showing the comparators




Fig. 12. Schematic of comparator circuit.

instructions against the two register sources of the current instruction to see if bypassing is required. If a match occurs, the correct latch output is driven onto the source bus instead of the data from the register file. The comparators are built around the set of latches needed to delay the destination specifier, which is driven into the register file on  $\phi_1$  of RF but not used until  $\phi_1$  of WB. The comparators use a precharged gate of n transistors and a predis-

796

charged gate of p transistors to avoid requiring both the true and complement versions of the register specifiers. Fig. 12 shows the comparator circuit.

### V. CONTROL

The simple instruction format and the use of a lock-step pipeline make the control for the processor relatively simple. Most of this control is implemented in simple decoders and PLA's located above the part of the data path being controlled. To keep the complexity of this logic low, each designer was responsible for the design of a section of the data path and its control. This organization provided incentive to arrange the overall design to minimize the amount of random logic needed.

### A. Global Control

Care was taken to keep the global control for the machine extremely simple. There are only three types of pipeline interruptions possible—exceptions, external cache misses, and internal cache misses—and of these only the first one requires the pipeline to be flushed. The cache misses only cause the processor to stall until the required data become available. In the case of an exception (either an interrupt, external fault, or internal fault) MIPS-X holds the instruction addresses of the last four instructions in the PC chain, squashes the instructions in the pipeline by preventing them from writing their results back into the register file, and jumps to system address 0. No attempt is made to complete instructions in the pipeline that occur before the instruction that caused the exception. The uniform effect of an exception makes the controller quite simple. The exception signal directly no-ops the instructions in the MEM and ALU phase of the pipe, and also sets up a small fulls state machine (FSM) that causes the instructions in IF and F.F to be co eried to no-ops. The machine can be restarted by simply jumping to the addresses of the instructions stored in the PC chain.

The FSM used for exceptions is also used to implement the conditional evaluation of the two instructions that follow a branch. If the branch does not go, then during its ALU cycle the input to this FSM is set converting the instructions in RF and IF (the two slots of the branch) into no-ops. The squashing of branch slots does not need any additional logic; the same hardware is used to implement exceptions.

An FSM for-handling internal cache misses is the only other global control that MIPS-X requires. During an ICache miss this controller sequences the machine through the two cache-miss states before resuming the execution pipe. The two FSM's are shown in Figs. 13 and 14. Collectively, these two controllers use less than 0.2 percent of the total chip area and are built with standard cells.

### B. Stalling the Processor

The pipeline is stalled by using a set of qualified  $\phi_1$  clocks,  $\psi_1$  and  $\psi_{1}$ . These clocks are used to latch all the




Fig. 13. Squash FSM.




Fig. 14. Cache-min FSM

state information in MIPS-X, and the machine is stalled by simply preventing these clocks from rising. This scheme is similar to end-most to still a floating-point unit in the case of an unusually long carry [13]. If  $\psi_1$  does not rise, the machine throws away the results computed on  $\psi_1$  and during the next  $\psi_2$  repeats the  $\psi_2$  operation of the previou cycle.

The  $\psi_1$  clock is  $\phi_1$  qualified by external cache miss an internal cache miss. The  $\psi_{1PC}$  clock is  $\phi_1$  qualified by onlexismal cache miss. Two clocks are needed since part c the processor must be clocked during internal cache misses, in particular the cache-tairs FSM. This set of logicates  $\psi_{1PC}$  while the rest of the chip uses  $\psi_1$ .

The  $\psi_1$  clocks can only be used as an input to a latch the clocking of functional units is always done on the trucclocks  $\phi_1$  and  $\phi_2$ . This allows the  $\psi_1$  clocks to be slight shorter than  $\phi_1$ , or said a different way, it means that the external cache-miss signal can arrive a little late. As long as the external cache-miss signal monotonically falls, it constitutes that the processor after the end of the MEN cycle, during  $\phi_1$  of WB. The external miss signal can arrive up to 10 ns tate and still provide a valid  $\psi_1$  clock. This gives the external cache about 10 ns to generate the missignal after the data feach, and prevents the cache tag comparison from being on the critical path for memory accesses.

### VI. DESIGN METHODOLOGY AND TESTING

The basic MIPS-X architecture and pipeline structure were developed during the first six to nine months of the project. During this time an instruction level simulator for the machine was developed and used to evaluate the effects of different architectural features. We also investigated many organizations for the internal cache memory before settling on the one described in this paper. The different architectural trade-offs are described in more detail in [14]. In parallel with the architectural definition, we began investigating different implementations, and about a year after the project started we had a paper design of the hardware needed to implement the processor. The paper design included the layout of a number of the large structures MIPS-X would need. The layouts were done to get a better feel of the density and performance of the CMOS technology that we would use. At this point the chip was partitioned into several major functional units: the register file, the execute unit, the PC unit, the tag store, the instruction cache, the instruction register, and the external interface. Each of these sections, including its control, was designed by a single person. There was a total of six people. We used a tall thin design style; each designer was responsible for the design of a section, from writing the functional description for simulation, to generating the layout, Interface signals between the sections were fixed at the start of this design phase and then negotiated between the various parties if changes were required.

The first step of the detriled design was to write a functional description for the machine. We chose to write a custom simulator in Moduli-2 because we leaked a good functional simulator at the time? The initiation sections were written first, debugged, and then put together when everyone was satisfied that their sections were working correctly. This functional simulator became the de factor definition of the machine and was used quite extensively in the verification of the layout and testing of the silicon.

Once the functional definition was complete, the layout effort was started in earnest, using the Magic [15] layout system. This system has incremental design-rule checking and hierarchical extraction. Each section was extracted and then simulated using RSIM [16], a switch-level simulator. The functional simulator was modified so that it could be used to drive the RSIM simulations, making the verification of the circuits much eader. The functional simulator would provide the input vectors to a switch-level model of a subsection of the chip, and check the outputs of the switch-level simulator. This proved to be a powerful tool because it made it very easy to find differences between the functional and circuit representations. Using this method each designer was able to verify his section against the functional simulator before releasing it to the full chip rulation. On a MicroVax IL simulation of the entire

p (without the cache array) took about one minute per clock cycle and only found a few errors. Most were subtle timing errors that the functional simulator could not catch.

Five machines were kept busy for about two weeks to do the final simulations before tape-out.

To simplify the testing of MIPS-X, we included the ability to separately test the processor and the large instruction RAM. By asserting an external pin the cache can be disabled, allowing the processor to run even if the cache is not functional. This feature simply forces a cache miss on every cycle so that the cache is never accessed. Asserting another pin puts the processor in the cache test mode. In this mode, the PC unit generates sequential addresses while the data bus is connected to the cache so that the cache can be directly read and written. These testing pins were used quite extensively during testing.

No special hardware was needed to test the data path of the processor. Whenever the processor is not handling an internal cache miss, the address pins are driven to be the value of the result bus. This makes it easy to observe the result of compute instructions and check the functionality of the execute unit and the register file.

Some hardware was added to make testing of the datapath control easier. By placing a small amount of logic under the data bus we could directly observe groups of control pins on the data pads by asserting a test pin. This can be done in the middle of any clock phase to allow direct observation of the internal control state of the machine. So far, this feature has not been used because no problems have been found in the control.

### VII. SUMMARY AND STATUS

The first version of the MIPS-X processor was sent out for fabrication in May of 1986, and silicon was returned at the beginning of October. The functional simulator was used to generate test vectors for a low-speed functional tester developed at Stanford University. Simple speed testing was done by loading a small program into the instruction cache with the tester and then turning up the clock speed while observing the address bus. These parts are fully functional, run at 16 MHz, and dissipate less than 1 W at nominal operating conditions. Although the parts did not meet our ultimate cycle-time specification, they did run as fast as the simulation predicted. These die have been probed using low-capacitance probes and the waveforms match the simulation results quite well. The slower speed is caused by a slow path involving branches that has been fixed on the next revision of the part. This revision also includes a number of other small changes to improve other slow paths, and to make the external interface easier to use. We fully expect this version of the part to meet the 50-ns cycle time. We are also working on a simple shrink of the part to a 1.6-pm CMOS technology. Title will yield a die of under 6.5 mm on a side, with a cycle time of over 25 MHz

MIPS-X demonstrates the power of keeping VLSI processors simple, obtaining an effective throughput of over 10 MIPS while using a conservative technology and a relatively small die size. The key was to use the silicon

where it made the most difference: in the memory system design.

# ACEHOWLEDONENT

The authors gratefully acknowledge J. Gasbarro and E. McCreight of Xerox for providing fabrication support. C. Y. Chu, S. McFarling, S. Richardson, P. Steenhiste, and S. Tjiang deserve special thanks for their contributions, and thanks to M. Rowland for doing some of the draw-

### REFERENCES

- C. Rowen, S. A. Prophini, N. P. Joseph, T. R. Green, J. D. Shott, and J. L. Hermeny, "A phydined 32b NiMOS microprozenou," in JLICC Day, John Papers, Feb. 1974, pp. 180-187.
   R. W. Barburne, Jr., M. G. H. KLEWREIL, D. A. P. Berrino, and C. M. Serphi, "A 22b NiMOS microprocessors with a large register line," IEEE J. Scilation Comm., vol. SC-19, pp. 663-487, Oct.
- a. TALE J. SAME-THER CHARM, VOL 20-19, Pp. 047-054, US.
  Radia. "The SII indecomputing." in Proc. EIGARCH/SIGN.
  18 Symp. Architectural Support for Propriemeling Longuage and
  sprening Artistana, ACM (Palo Alto, CA), Mar. 1921, pp. 19-47.
  HILL or al.— Design decisions in SPUTA. Company. vol. 18 and
  1 pp. 8-22. Oct. 1986.
  MacCropto. D. Mothersole, and R. Moyer, "The Motorola
  CKSUZA." JEEE Mico., vol. 4 no. 4, pp. 101-114. Aug. 1994.
  A. B-Ayri and R. H. Agarwal, "The Intel SIII—Architectura
  of implementation." JEEE Micro, vol. 3, no. 6, pp. 4-22, Dec.
  783. ्षा
- 12
- [4]
- m
- [9] (10)
- R. A D-Alysi and R. H. Agirsal, "Too inst 01100-Architecture and implementation," IEEE Micro, vol. 3, no. 6, pp. 4–22, Dec. 1933.

  D. Frillipa, "The 220000 microprocessor," IEEE Micro, vol. 3, no. 6, pp. 13–34, Den. 1931.

  A. Berreham R. W. Cohry, D. R. Dinei R. D. Freeman, H. R. McLellan, M. Shoji and K. J. O'Loonor, "A pipelined I'M microprocessor with 11Kh of eachs memory," in 185CC Dip. Tech. Papers, Feb. 1937, pp. 14–31, 1311.

  P. W. Bombin et al., "A 131K-transistor 115P processor chip," in 185CC Dip. Tech. Papers, Feb. 1937, pp. 101–200, 401.

  D. Archer et al., "A 130 C-MOS microprocessor with co-chip instruction and data craching and memory management," in 185CC Dip. Tech. Papers, Feb. 1937, pp. 19-11, 230.

  Dip. Tech. Papers, Feb. 1937, pp. 19-11, 230.

  J. Monstourie et al., "A CMOS RISC processor with integrated resident including," in Common Instruction, 2 Archer, A last, and J. Homessor, "Occuping instruction excluse for ship-performance processor," in Proc. 1947 Sanderd Conf. Very Large Scale language dess (Laughord CA), Main 1937, pp. 1–34.

  O. Wohich, E. McLeffan, L. Harrada, J. Monstonaro, and R. Vedicovich, "A Eigl. Epithormanor chanking point coprocessors," IEEE J. Sadd-Stars Circuits, vol. 85-13, pp. 630–650, USZ 1974.

  C. Wohich, E. McLeffan, L. Harrada, J. Monstonaro, and P. Vedicovich, "A Eigl. Epithormanor Canada point coprocessors," IEEE J. Sadd-Stars Circuits, vol. 85-13, pp. 630–650, USZ 1974.

  C. Construct, Q. T. Hamachi, R. N. Mayo, W. S. Scon, and Q. Z. Teylor, "The Microscopic and Interview, "Sandalism took for digital LSI design," Massachusetts Inst. Technol., Cambridge, Tech. Rep. MIT/LCS/TR-304, Sept. 1933. n11 'nЯ
- ແນງ 04
- (16)



Mark Horswitz (\$77-M78) received the S.S. and M.S. degrees to electrical engineering from the Manuschausens lensiture of Technology, Cambridge, in 1973, and the Ph.D. degree in electri-cal engineering from Stanland University, Stan-

brilg, in 1971, and the Ph.D. degree in description organization of the Ph.D. degree in description of the Ph.D. degree in description of the Ph.D. degree in description of the Personal Control of t

designing a 20-MIPS CMOS processor to improved models for switch

in 1964 Dr. Ho In 1964 Dr. Horowitz was given a Presidential You Award, and an IBM New Faculty Development Award.



Paul Chose (\$78-M\*II) is from Prierborough, Oct., Canada. He received to ILAS, degree with EMESUF in engineering science, and the MAAS, and Ph.D. degree in deterfical engineer-ing from the University of Torouto, Torouto, Oct., in 1977, 1979, and 1974, respectively, In 1974 be joined the Computer Systems Laboratory as Stanford University, Stanford CA, as a Penudoctoral Fellow and became a Research Associates in April of 1977. He has been working on the MITS-X project. His current research puter architecture, the design of large VLSI systems redweed.



Doe Stark received the B.S. degree in descriptioning from the Manachments Institute of Technology, Cambridge, in 1985 and the M.S. degree is descripting from Stanford University, Stanford, CA, is 1971. Contently a graduate student at Stanford, his intensity includes computer strictioners, VLSI, and CAD technological computer strictioners, VLSI, and CAD technological computer strictioners, VLSI, and CAD

Mr. Sturk is a member of Tax Beta Pi and Eus



Richard T. Stanon recovery the B.S. degree in electrical engineering from Rice University. Homes, TX, to 1914 and the M.S. degree in electrical engineering from Stanford University. Stanford, CA, in 1913, He is now a gradual student in the Department of Electrica. Engineering at Stanford University, where his research interests include multiprocessor mean-ony-bitcomine.



Arron Sets received the B.S. degree with bones in electronic tool communication engineeri, from Universided Demonstration, Mexico, 1932 and the M.S. degree in electrical engine-ing from Stanford University, Stanford, CA, 1933.

He is currently a Ph.D. student to the Deps mean of Electrical Engineering at Strait-University, Itlis research interests inche

interfaces.
From 1981 to 1983 be was Director of Technology Applications
Microdyl S.A.

50-LIC: 0004446

5RHS 0004446



Steves Przybykii wa bora la February 1939 is Ottiewa OHL, Creda, la 1930 les received du BASE, degras with boscous prop completie, the Englacering Science programme as the Un-versity of Toronan. He senzieved the MSEE, degras from Sanderd University, Stanford, CA. in 1972 and b currently working towards the PhD, degree, also as Stanford University. Se-trees 1971 and 1974 be was a major contributor to the MSEE profess at Confession. to the MIPS project at Stanfard.

During 1915 be was with MIPS Computer Systems, of Sentimate CA.
where he participated in the architectural defisition and VLSI implementation of the R2000 CPU.

the Information Systems Laboratory at Stanford University, Stanford,
CA. Kits research interests are in digital communications, signal promating
algorithms, computer architecture, and VLSI.



John Hessenty (\$712-M77) received the B.E. degret in electrical engineering from Villanova University, Villanova, PA, Ia-1973. He received the Mattern and Pa.D. degrees in computer sident from the Same University of New York at Somy Brook in 1971 and 1977, respectively.

Since September 1977, he has been in the Computer Science, and Director of the Computer Systems Laboratory. He initiated the MTS project at Stanford in 1971. During a leave from the anadomic life in 1974-1973, he cofounded MTPS Computer Systems and acted as Chief Sciencia, this current research is in the area of high-performance architectures and software for such machines.

chines.
Dr. Hennessy is the recipient of the 1913 John J. Galles Memorial
Award and a 1923 Presidential Young Investigator Award.





Assurt Agewest received the B.Tech, degree in electrical engineering from the ladius latitude of Technology, Madras, India to 1972, and the Mastern and Ph.D. degrees to electrical engineering from Stanford University, Stanford, CA. in 1944 and 1977, respectively. He is currently a post-doctoral research affiliate with the Computer Systems Laboratory at Stanford, where he worked on the architecture and design of the MIT-3 processor. He research interests include MIT-3 processor. He research interests include the performance computer architectures, performance can be a supplied to the stanford of the MIT-3 processor. He research interests include the performance computer architectures, performance analysis and esodeling, VLSL and CAD tools.



John M. Asker (577-M78) restived the B.S. and M.S. degrees in electrical engineering from Oklahoma State University, Sollwater, and is currently working on the Ph.D. degree in electrical engineering at Lettack Stanford Ionior University, Stanford, CA.

Prove 1970 through 1973 he served in the armed lorses as an electronic repairment. From 1973 he was a member of the Computer-Middle Design Division of Stanfol National Laboratories. Since 1913 he has been at Stanford University working on fault modeling for CMOS curron logist interprated circuits.

### SESSION VI: MOS TECHNIQUES

### WPM 6.5: Chip and System Characteristics of a 2048-8h MNOS-80 RAM LSI Circult

Robert J. Ladi, H. A. Richard Wegener, Bernard B. Kazicki, Millicent Borovicks, William L. Mabery and Roger New

Sudbury, MA

Chartes A. Beltz

Sperry Univer

St Poul, MN

AN OPERATING MODULE of a raw memory system — a. Elock-Oriented Random Access bitmory (BORAM) utilizing morrolatik semiconductor MNOS information storage — has been developed. A fully popularid 295%-bit module, it is breathful at 12 Mocke of 25% words, each word being 86 bits wide. The major performance parameters of this system are its data transfer rate of one word per 150 as block access time of 2 has hook rad oyet times of 42 js, and write syde times of 2 ms. The heart of this module is 2048-bit MNOS-LSI memory with desired from the bestiming to mess the members. AN OPERATING MODULE of a raw extens system chip designed from the beginning to meet the system require

ments.

The MNOS-BORAM chip has been fabricated by a simple activation of a typical P-channel MOS process. Isolation between MNOS memory translator a new and pertuberal circuital was achieved by a P-diffined wall through an N-type epitation.

Another diffinition is a decid to layer on a P-type substrate. Another diffusion is added to provide N' controls to the isolated N region. The memory translator has a streppid-pit structure, resulting in fixed threshold devices that have book " likely onto the layer and a nitride layer for their gate dielectric. Since each gate type requires a separate making step, (tere are eight making requires a separate manting step, terre are eight manting steps necessary to manufacture this chip. Only the normal single layer netallization of sharelarm is used. The layout rules are relatively generous, with its average of 0.4 cm2 of minimum whithe and spacings in use. In the design approach, essentially static (resistance ratio) logic to the rule. This requires meticulous care to mose performances requirements in spite of the size of the other [198 x 186 mile\*].

The memory chip (Figure 1) is constably an EAROM organized in 25 manting addressable blocks, each having 64 strially accessed him which represent the same bit of 64 different words. The circuit cleans the profits the access see two 32-bit two-plane static shift registers one com-

are two 82-hit two-phase static shift registers, one com-municating in parallel with all the bits of the odd words, the other with all the bits of the even words. Each shift register performs well up to a dock frequency of 1 MHz. A multi-plexer interies res the odd-even data stream at the one 1/0 culting in a maximum data rate of at least 2 Mbh. An

pin, resulting in a maximum data rate of at least 2 Mbh. An olf-chip fear-into-one and spines at allimated y converse the 64-bit exquence from four parallel chips into the 156-word block transferred at four times the frequency.

The writing operation requires two steps. During the first an addressed block represented by 64 memory translators on each chip is created by the application of a 1 ms 36-V miles account say outlines the information previously please. The second stay outlines the information previously please in the shift registers to tabibit the threshold voltage change in predetermined locations of the addressed block, when a 1-ms, 30-V write pulse is applied.

Touting has indicated that manufact of information is a colored of manifold of years, when a specific chip is to a

orders of magnitude of years, when a specific chip is in a nonaddressed condition at 25°C; Figure 2. When a worst-case arrick-in-one eddress dituation exists, at tention is in excess of one year; Pipure &

one year, right a.
While for present purposes, the chip is mounted in a 40-lead
errande dual in-line peakurg: the number of in next onel contacts
to 25. Their purposes and their supply volts gas an electhed in
Table II Table II describes nominal liming requirements.

Table I. Table II describes nominal liming requirements.

About a thousand fully functional chips have been evaluated and their behavior within a system has been documented. This, both invokedge and confidence have been accumulated for this combination of MNOS-LSI process, MNOS meakstere family characteristics, and circuit design approach. As a result it is currently being used in the development of two separate MNOS-LSI chips with the characteristics of static MOS P-channel RAMs, but with nonvolatile information





FIGURE 2—Flot of read votage at which first bit of ad-dressed block failed versus storage time of unaddressed chip. Top fines represent one logic state of the MNOS memory transitors at indicated temperatures; bottom lines represent their logic complement. End of retention is defined by a read voltage difference between the two levels of less than 1V.

THE REPORT OF THE PARTY OF THE


fort completed under NADC Courset No. N63269-73-with B. Fedorak as project engineer, and module to Naval Air Dovalopmens Contex.

Behr. C. A. "MROS-BORAM Development" Government received applications Conference Digest, p. 20-21: June.




	*class	Yail	
52, VW	100 pm	ڪر 10	120%
VCC, \$2, VR	100 ne	100 re	±25%
all other inputs	60 ms	60 ms	±50%

TABLE II - Nombut doubng



TIME (h)
FIGURE 8—Plot of read votings at which first left of advised block falled versus time of continuous serial reading of all blocks on one chip (33 addresses), and versus time of continuous reading of the same block on one chip (1 address). See Figure 2 exption for more details.

[See page 233 for Figure 1.]



1976 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE DIGEST of TECHNICAL PAPERS 1976 IEEE International Solid-State Circuits Conference DIGEST OF TECHNICAL PAPERS TK 7870 E 56 copyright, ©, 1976, By 1976 The Institute of Electrical and Electronics Engineers, Inc. 345 East 47 Street, New York, New York 10017 PRINTED IN THE UNITED STATES OF AMERICA Volume XIX IEEE Cat. No. 76CH1046-2 ISSCC Editor: Lawis Winner

## SESSION III: NONVOLATILE AND APPLICATION-SPECIFIC MEMORIES

WAM J.S: A Danie or \$5m \$4Ka4 DilAM with a 50MHz Social Output

Frank Whitmids, Tom Marrien, Ray Sittly

Mostek Corp.

Carroliton, TX

A DUAL-PORT SAX x 4 DRAM with a 570tHs 256 x 4 sorial cutput has been designed for graphics applications. The device has a random access time of 65ms, a surial access time of 15ms, and includes an individual list with mask, a continuous serial dist press; a sal entitle serial scores stars location, and an internal refersh country. A distinct features include flash serial internal selfers sometime, a gaind serial dock, and solumn redundancy. A block diagram of the architecture is shown in Floren.

md column redundancy. A block diagram of the architecture is shown in Figure 2.

In the flash write mode, 256 x 4b are written in a single cycle to a 4b pattern defined by a write segárico. The earler matrix can thus be written in 256 cycles ("\$50,) Because rapid flash write cycles could cause a large voltage swing on the VCC/2 memory cell plate, an artive driver circuit is mad to mantain the cell plate voltage.

The cell plate driver circuit uses a VCC/2 rolung divider and a unity-gain operational emplities with a clust AB output rage. Sundly return it is see than 10044. Because a laste people the local is being driven, extre care is required to sweld leep stability problems. A form of leading compression to used to limit plane shift user the unity loop gain frequency; Figure 3. Open-loop voltage gain is approximately 500B, as gain was to ded off for stability and fast transfert response.

Available too are a loadalis row address counter and a column address register. These can be used to cycle through the memory sequentially (without table extraor brings) and the serial cortises registers or performing flash writes.

To allow faster operation, the sential clock to gain in large the serial cortises that the serial cortises the serial cortises for article his positions or organized continuously without I totage the serial have to use of fully dynamic output particles, providing faster access thus for a given power tensamption. Four rows and sitteen columns of last might perform or whome and the serial extraor to be correct location to the serial data stream, as well as onto the correct location to the serial data stream, as well as onto the correct location to the serial data stream, as well as onto the correct location to the serial data stream, as well as onto the correct location to the serial data stream, as well as onto the correct location to the serial data stream, as well as onto the correct location to the serial data stream, as well as onto the correct location to the serial data to the data from the

tion in the serial data prisum, as well as muto the correct logical address. There are two basic methods of realising rolumn redundancy for the serial poor the data from the spare columns may be stored to the actual register localisms while the register is being loaded, or the data from the spare columns may be stored in a separate register, and awapped into the certal data stream to resistant register, and swapped into the certal data stream in resistant. Became speed was descend more important than the wars for this device, the firm method was chosen. The redundant columns are connected to the proper

libinosa, E. et al., "A 256K Deal Per Memory", ISSCC DIOEST OF TECHNICAL PAPERS, p. 20-29; Feb., 1965.

Thirter, E. and Johnson, M., "A 1Mb CMOS DRAM with a Divided Billion Mutris "Architecture", ISSCC DIGEST OF TECHNICAL PAPERS, p. 243-342; Feb., 1988.

serial register locations via a data has and laser progra

Because of the rodundancy procedure used, the serial register and output has are single-anded, rather thin complementary to limit the number of whos sensing serious the dis. A expeditely matched dustiny output line and dummy register cell are used as a reference

channy corpust has and domany register cell are used as a reference when sending the smid output han.

In a DRAM with fast symphonomous compans, particular attention must be paid to noise immunity. All outputs have controlled deliver fast revitabing times with technical so noise; Figure 4. A controlled relative to use do the active returns signal, and the precharge current is reduced by the devided hitles V<sub>CC</sub>/2 architecture. Two loveds of result are used for good bossing integrity. The divided hitles anoths architecture combined with V<sub>CC</sub>/2 carding abstracticity reduces the CV<sup>2</sup>2 power of the fineths and results in a Soma DRAM operating current for a 175m eyels time. Word lines and column select lines are boosted above V<sub>CC</sub> to allow a full V<sub>CC</sub> level to be written or restored into the cell. Active restore occurs in mediatry after sending. to mediately after sensing.

numerizative arter seating.

The device has been fabricated using a 1.3µm double-level metal NMdOS process. The memory cell capacitor exide thickness is 180Å. The cell plate veltap is beld to VCQT to reduce the exide stress and to improve VCQ-bump performance. The seamony cell size is 4.5µm a 12µm. Translators have 277Å put exides and are sharicated using a sidewall spacer exide technique to form an LDD structures.

The authors are grateful for the contributions of many in the design, product engineering, process R & D, and CAD groups. Special thanks go to D. Dillarco and E. Smith for their help in product directions of the D. Dillarco and E. Smith for their help in product directions. openent, and J. Kreifels for technical contributions.

Organization 64K ± 4 DRAM, 256 ± 4 serial port Pickage 24 pin, 400 mil DIP -Technology LOD NMOS, 2 poly, 2 metal 1.Spm Cell eine 4.5µm z 12µm

Chip size 173 mlb z 861 mlb

Row acces time (Tree) 65m Serial across time (Teta) 15mm

Active current

80mA (@ cycle times 175m/25ms)


Standby current Sep.A


Redundancy 4 rows and 14 columns


\* TABLE 1-Device characteristics.


\*Rhimotod. R., et al., "A 100m 218K DRAM etc. Page. Hibble Mede", #BSCC BIGEST OF TECHNICAL PAPERS, p. 233-229; Feb., 1983.


4











1886 IEEE International Solid-State Circuits Conference

DIGEST OF TECHNICAL PAPERS

TK7870 238 786 Val 29

2-1564

Abstracting is permitted with credit to the source. Libraria are permitted to photocopy beyond by limits of U.S. copyright has for prince use of proven those entitles in this bothere that sarry a code at the bottom of the first pare, provided the percept fee indicated in the code it paid through the Capyright Camena Center, 21 Congress St., Salem, MA 01970. Instructors are permitted to photocopy bothered articles for someounswell entersoon use utshout fee. For other copyright, respiral or republication permittedon, with to Director, Publishing Services, ISSE, 345. E. 478. St., NY 10012. All rights responded. Copyright O1986 by the facilitate of Electrical and Electronica Engineers, Inc.

PRINTED IN THE UNITED STATES OF AMERICA

IEEE Cat. No. 88CH2263-2 ISSN 0193-6530

Library of Congress Card No. LCB1 644910

Edhan Lowb Winner

America Editor: JAA Repor

Ambrant Editors: M. Winner . . . J. Reper . . . R.C. Snert

# Regular Papers

# A High Speed Dual Port Memory with Simultaneous Serial and Random Mode Access for Video Applications

RAYMOND PINKHAM, MEMBER, IEEE, DONALD J. REDWINE, MEMBER, IEEE, FRED A. VALENTE,
TROY H. HERNDON, AND DANIEL F. ANDERSON

Abstract — A 64K x 1 NMOS dynamic RAM which is interfaced to an on-chip 256 bit high speed shift register is described. The device allows parallel transfer at 136 bits from a selected row in memory to the shift register in a normal RAS cycle from. Nubequently, the device provides simultaneous and asynchronous acress from both the DRAM and the serial point insecus and asynchronous acress from both the DRAM and the serial point frequency of 33 MHz. Then used in conjunction with multiple devices of the same design, a high resolution bits mapped video display system can be achieved with video already point matter of the device while the shift register simultaneously provides a video data stream to a video display system.

### I. INTRODUCTION

THE demand for color, combined text and graphics on a single server, higher resolution displays, and real-time graphic simulators has fueled a growing trend toward hit-mapped graphics display systems where each pixel on the screen can be individually controlled by one or more hits of information in a bit-mapped memory. This technique provides unlimited flexibility in the images which can be displayed. Such memory intensive systems have been difficult to implement due to the tack of suitable memory devices which provide the density and the handwidth necessary to supply information to the video to refresh the screen while also allowing a graphics processor sufficient access to the memory to update it and thus alter the image on the display. This paper describes a new memory device, designated the Multiport Video Memory, which combines a 64K × 1 dynamic RAM on the same chip with a high speed 256 bit shift register. A row of informasoon in the DRAM is transferred to the register in a single memory cycle and is shifted serially out to the video display by a separate clock signal applied to the device. The dual ported nature of the device allows the DRAM

Manuscript received April 6, 1984, resided June 14, 1984. The authors are with Teap Instruments, Inc., Hopsing, US, "You]

and the shift register to operate simultaneously and asynchronously. The DRAM array can be read from or written into while data are shifted serially into or out of the shift register. In a typical graphics system this provides a two- to three-fold increase in available bandwidth between the processor and the memory while significantly reducing the memory system chip count. The shift register can operate at a typical speed of 33 MHz and can be combined in parallel with other chips to provide video handwidths in excess of 100 MHz.

# II. BASIC ARCHITECTURE OF THE MULTIPORT VIUEO MEMORY

Fig. 1 illustrates a simple block diagram of the Multiport, Video Memory, showing a 64K x 1 DRAM array connected to a 256 bit shift register. The Multiport Video Memory has two basic operating modes: asyncronous and transfer. In asynchronous mode, the DRAM and the shift register operate independently. Accordingly, RAS, CAS, D. Q. R/V, and the multiplexed address pins ( $A_0$  through A1) serve the same functions as the respective pins of a standard 64K×1 DRAM, In transfer mode, RAS. CAS.  $R/\widetilde{W}$ , and the addresses provide control and address information to allow 256 hits of information to be transferred in parallel from a selected row of the DRAM to the shift register or vice versa. Transfers are arhitrarily referenced to the DRAM array. Hence, transfers from the DRAM to the shift register are termed transfer reads and transfers from the shift register to the DRAM are termed transfer writes

The transfer/output enable  $(\overline{TR}/\overline{QE})$  pin has two functions. First, it controls whether the DRAM and the shift register will operate in transfer mode or asynchronous mode. Second, during asynchronous mode, it serves as an enable for the normal DRAM output to allow triple nulliplexing of address, data in (D), and data out (Q) on a

0018-9200, 84, 1200-0999\$01.00 × 1904 HEEE




Fig. 1. Basic block diagram of the Multiport Video Memory showing the DRAM array interfaced to an on-chip 256 bit shift register and the control signals required to operate the random and serial circuitry.

common hus. The R/B pin also serves two functions. In asynchronous mode, it controls whether the DRAM will be read from or written to, the same as for a standard DRAM. In transfer mode, it controls whether, a section of memory to the register or vice versa.

In asynchronous made, the serial input (SIN) and serial output (SOUT) pins shift data into and out of the shift register, respectively, under the control of the shift check (SCLK) pin. The SIN pin provides added functionality for video and monoideo applications. Registers from several Multiport Video Memory chips can, for example, be cascaded SOUT to SIN. Also, the DRAM array can be cleared quickly by shifting 256 zeros through SIN and performing a transfer write operation to each of the 256 rows of the array. This feature allows the memory to be cleared or "row patterned" in 70 µs instead of the 17 ms required for a standard 64K DRAM assuming a 260 ns code time.


The serial output enable pin (NOE) is included to allow the SOUT to be tied into a bus shared with another bank of video memories or other video sources. When NOE is high, SOUT is in the high impedance state, freeing the bus for access by another source. Taking NOE low allows data to be shifted out normally.

The shift register is divided into four cascaded 64 htt segments as shown. A 2 hit binary code supplied by the

two most significant column addresses selects which segment is connected to the SOUT. This will be explained in Section IV.

### 111. DETAILED DESCRIPTION OF THE DEVICE

Fig. 2 is a detailed block diagram showing the various internal control and clock signals of the Multiport Video Memory, while Fig. 3 shows a timing diagram of a transfer read followed by asynchronous DRAM write and serial shift operations. On the falling edge of  $\overline{R4S}$ , the row addresses.  $\overline{IR}/\overline{QE}$ , and  $R/\overline{B'}$  are latched into input huffers by the row clocks. The row clocks generate control signals which sequence the row input buffers, the row decoders, and the transfer logic. The outputs of the  $\overline{TR}/\overline{QE}$ , and  $\overline{RAS}$  controlled  $R/\overline{W}$  buffers are inputs to the transfer logic which sequences the word line and transfer line during transfer operations. On a transfer read cycle the word line is clocked high, allowing data from the row being transferred to be sensed and fatched by the sense ampliliers. The transfer line is then clocked high, allowing data to be written into the shift register. For a transfer write operation, the sequencing of the word fine and transfer line is reversed. Also, during either transfer operation, the two must significant column addresses may be strobed into pseudostatic latches on the falling edge of CAS. The outputs of the latches are then deceded to determine which of







Fig. 3. Turing diagram showing a transfer read operation followed by unsultaneous and asynchronicus DRAM write and serial shift overeigh this high of information are transferred from a row in themselve to the shift register and are shifted out senally. The first bit out of the register is integered off the munic edge of RAS, All subsequent bits are propagated through and rest of the register by the SCLK tipot.

the four segments or "tap" points the register will begin reading from. The first bit from the register is triggered when RAS rises to complete a transfer cycle. Subsequently, control is given back to the SCLK which triggers the remaining hits out of the shift register. In transfer mode (TR/QE) kine when RAS falls) the R/W signal is latched on the falling edge of RAS by the row clocks, and the DRAM write clocks are internally defeated. During asynchronicity mode, the DRAM write clocks are internally defeated. During asynchronicity mode, the DRAM write clocks are internally defeated. During asynchronicity mode, the DRAM write clocks are finely to the control of the R/W and CAS inputs, with timing identical to a standard DRAM, while the outputs of the RAS out rolled R/W and TR buffer connect normal DRAM now clocks to the row and sense circuitry via the transfer logic.

1002

To perform transfer operations, additional circuit blocks were inserted within the normal DRAM clock chains; the stop clocks, the late chocks, and the previously mentioned transfer logic.

The stop clocks are a series of delay stages, the purpose of which is to ensure that all serial shifting of the register has been completed before a transfer operation may take place. These clocks are physically located within the row clock chain of the DRAM, just ahead of the circuitry used to generate the word line signal. During asynchronous operation of the Multiport Video Memory these clocks are essentially removed from the row chain by the use of a shurit gated by internal transfer signals. During a transfer cycle, however, the stop clocks are fully engaged and allow sufficient delay and interlocking with shift register clocks to ensure that the word line and transfer line signals for the stop clocks are also used to generate reset signals for the shift register clocks.




	-	2 900	167	OPERATION
•	10	MARIT	LON	DRAM READ
				CHAM WHITE
Τ	e	SEARCH.	44	THEFT
┰	1	MATE	PERSON Y	PRANSFER WIT

Fig. 4. Logic diagram of the transfer logic During transfer read cycles, the early clock is commented to the selected wired line and the late clock is commented to the register but transfer time after sensing. During transfer with cycles, the conventions are reversed.

The late clocks are essentially a repetition of the clocks used in the DRAM to generate the word line signal. This circuit block is physically located several delay stages beyond the DRAM wird line signal generator. The asynchronous DRAM wird line clock is also referred to as the early clock. The late clock is only used during transfer cycles to allow the data being transferred to reach their destination.

The circuitry used to connect the early and late clocks onto the word line and transfer line is the transfer logic. The logic diagram for the transfer logic circuitry is shown in Fig. 4. During a transfer read cycle, the TRL signal is latched high and the SRW signal is latched low. These



ip 5. (a) Corous diagram of the DRAM sevage cell, dummy cell, and the lines, along with the replace cell and the series amplifiers and restore circusts. (b) The internal timing waveforms for transfer read and transfer write cycles, respectively.

signals are generated by the TR/QE and R/W inputs. With the input signals to the transfer logic in this state, the early clock will go to the word line and the late clock to the transfer line (SCT). During a transfer write cycle, TRL is held high and SRW is held high. This allows the early clock to propagate onto the transfer line and the late clock to propagate onto the word line. The internal timing wave-forms for transfer read and transfer write are shown in Fig. 5 along with the cell, word line, and sense circuitry. In normal DRAM operation the TRL signal is held low. This allows the early clock to drive the word line and also holds the transfer line low, thus disconnecting the shift register from the DRAM.

### IV. SEGMENTED REGISTER ARCHITECTURE

Fig. 6 shows the physical composition of the shift register and the DRAM array in relation to the control blocks and the sense amplifiers. Register segment decoders with static segment address latches are also illustrated. As can be seen from the diagram, the serial data input (SIN) is first demultiplexed into one of two 128 bit shift registers on either side of the array and then multiplexed together at the output. Interleaving these even and odd hit registers allows one shift hit to be laid out in two column-pitches and allows each of the shift registers to run at half the

The 256 bit shift register is actually componed of four cascuded 64 bit shift register segments. A register segment is implemented as two 32 hit register sections that are full dynamic operation over a wide range of voltage and

pins, respectively. Each segment or "tap" selection is controlled by a 2 bit code applied as CAS falls to the two most significant column address pins during a shift register transfer cycle. If the 2 bits are 00, all 256 bits may be shifted out, starting at bit 00. A binary 01 permits 192 bits, starting at bit 64, to be shifted out. A binary 10 permits 128 bits to be shifted starting with bit 128 of the 236 bit total. A binary 11 selects the last 64 bits, starting with bit number 192. The least significant bit with respect to the random access column address is shifted out first.

This segmented register architecture has advantages in two applications. First, it is useful in interlaced display systems where alternate horizontal lines are displayed on every vertical scan. Second, it is valuable in display systems where the number of pixels on a horizontal line is not a multiple of 256 hits. In both cases, unused hits can be passed over by chaveing one of the internal tap points. allowing immediate access to the desired hits without hoving to shift the register until those hits appear at the 00 position of the 256 bit shift register. Thus, unwanted pixels are skipped over with minimum loss in time.

### V. HIGH NOISE IMMUNITY DYNAMIC SHIFT REGISTER

The shift register hit of the Multiport Video Memory is shown in Fig. 7 along with its clock timing. This bit a mudified four phase six transistor shift hit using unconditional precharging [1], results in good noise margins and interleaved in and out of the device at the SIN and SOUT temperature. In addition, the generation of the clock tim-




Fig. 6. Thagram of the Multiport Video Memory architecture showing the physical composition of the shift register and the function of the control signals. The register is implemented as four cascaded register segments with each segment divided into two sections, which are interference into and out of the register at the SIN and SOUT path, respectively hash section operates at half the device operating frequency.




Fig. 7. (a) the first phase we transions shift register cell designed for high speed and high more immunity thy along with the associated control clock waveforms.

ring is relatively straightforward. The return lines  $SC_iR$  and  $SC_iR$  play a crucial role in the operation of the shift register because they provide a means of determining if the data nodes within the register (those storing a logic zero) have been completely discharged. They also prevent leakage

through their respective driver transistors  $Q_1$  and  $Q_2$  when data =  $SC_1R$  = high by raising the threshold voltage of the driver transistors via the increased source to substrate voltage. These signals become particularly important on a transfer cycle when the shift register must be stopped without loss of data.

Each cycle for the shift register can be partitioned into four-busic timing interests as shown in Fig. 77:an unconditional precharge  $(T_1)$  followed by a data evaluation time  $(T_2)$  and a second unconditional precharge  $(T_3)$  followed by another data evaluation time  $(T_4)$ .

Several features were added to the Multiport Video Memory to ensure proper timing and control. One feature makes use of  $SC_1R$  and  $SC_2R$  during a transfer read or transfer write cycle to allow asynchronous serial shift cycles which inverlapped into the transfer cycle to be completed and to disable SCLK before the shift register is internally connected to the hit lines of the memory array. To accomplish this, an internal transfer signal is generated during the first portion of the transfer cycle which takes control away from the SCLK input and internally forces it to a low state. This ensures that both SC,R and SC,R are connected to ground potential after some propagation period. At this time, data evaluation in the shift register is complete because all charge has been removed from those storage nodes that are being discharged to logic zero. A voltage sensor circuit detects when both SC1R and SC2R have gone low, after which the stop clocks are activated and the early clock is enabled, connecting the bit lines to the DRAM cells (transfer read) or the shift register cells ttransfer write).




Fig. 2. A die photo of the Multiport Video Memory. The odd and even bit shift register sections are shown at the bottom and top of the DRAM array, respectively. Guard ring structures isolate the shift register sections from the memory array during asynchronous oper-

To maintain data integrity and to keep power in the register to a minimum, certain timing conditions must be met. The first condition is that  $SC_1D$  and  $SC_2D$  should not overlap since this would destroy data throughout the register. The second condition is that  $SC_1$  and  $SC_2$  be turned off before  $SC_1R$  and  $SC_2R$ , respectively, are pulled to ground: failing to do so would result in a die power path for all inverters with a "high" data state at their input. In order to guarantee the first of these timing conditions, the shift register-clocks-are interlegated souther exertages between  $SC_1D$  and  $SC_2D$  cannot excur. An interlack also controls the timing between  $SC_1$  and  $SC_2R$  such that a depath cannot be established in the shift register, likewise for  $SC_2$  and  $SC_2R$ .

### VI. DEVICE TECHNOLOGY AND DESIGN FRATURES

The Multiport Video Memory has been fabricated with the SMOS (scaled-MMOS) process. The process uses displiced the level polysilicum with 300 A oxides in the storage capacitor and the transistors in the periphery. The word line transfer gates are manufactured with 600 A gate oxides. The four micrometer feature sizes yield a die size of 27.8 mm². The chip's dimensions and design rules pose no unusual manufacturing difficulties. Minimum polysilicum line width and spacing are 2.8 µm. Table I highlights the important process and design rule information. Fig. 8 is a die photo showing the various scraft and DRAM circuit blacks.

Epitaxial silicon is incorporated to suppress potential noise generated in the substrate by the 33 MHz clock operation. Epi has been proven effective in controlling substrate noise and minority variet injection in dynamic

TABLE 1
PROCESS THE HANDLOW HUMBERS THE HANDLOW HUMBERS VIEW OF MEMORY

If C==101 OC7	SCALED NINOS ISMOSI DLP
102 ISTORAGE CELL, PERPOCENT	300 A
CT LL SUZE	8 33 .m · 19 2 .m
CHAR SIZE	27 6 arms)
MIN DESIGN RULE	3 5 pm
CHANNEL LINGTH	2 7 am

storage arrays [2]. It also decreases p-n junction and field induced leakage, which improves device refresh times [3]-[6]. The shift register and array are separated by approximately 178  $\mu$ m and within this space an n ' diffused guard ring is placed that is biased to +5 V. With +5 V applied to the n ' diffusion, an electric field exists extending 2.3  $\mu$ m into the silicon [7]. Minority carriers injected into the cpi layer near the shift register have negligible probability of drifting along the narrow gap within the electric field between the n ' guard ring and the p p interface.

The electrostatic discharge (ESD) protection structures on the Multiport Video Memory input and output pins have achieved the most effective ESD protection reported to date for a MOS memory. Failure thresholds of greater than 7 kV by MIL-STD 883B method 3015.1 have been demonstrated on all pins. The extremely high failure threshold of the protection devices are the result of experimental studies which identified the failure mechanisms of ESD structures and determined the most effective circuit network [8]. The study revealed that not only is the circuit network important, but layout technique is extremely critical. Design guidelines established by this study were used to design the ESD structures on the Multiport Video

Fig. 9. A circuit schematic of the rectification discharge protection circuit used on the decise pine. Lawar in the devices is a critical part of the "decigned failure travelsidal softagos above?". IN have been achieved.

TABLE II
TAPICAL DIANE PREDIMANAL CHARACTRIDIKA OF THE
MILLIONIC VINO MINURA
THE TEMPERATURE IN 25°C AND THE SUPPLY VOLTAGE V<sub>m</sub> is
50°C

			***************************************	
PACIAGI		70 PM 300 MT 1	300 and 300 and the	
PORTE SUTTO		Swill S W . T	0	
ALC: 15 1 VI 18AL		130 ~		
	-1645-	70 m		
Avet P	• •		DAME ON 1	
~,-,-	at "Al	45	35	
	5"4500"	• ~•	4	
*****		394 C+CLE 4 ™	294 CYCLE 4 PM	
\$1.0 (01/)	441	)) <del>4~~</del>		
• • • • • • • • • • • • • • • • • • • •	44	1 6m/		

Memory. The ESD protection on the input pins is a two stage circuit consisting of a thick field oxide metal gate textor, a diffused resistor, diode, and a polygate field plate diside, as shown in Fig. 9. The output devices have a protection circuit whose layout structure consists of the straight poly fingers of the output transistors themselves, high follow the same guidelines used on the input ESD attractures.

### VII. DINICI PERFORMANCE


Table II hists the typical measured performance data for the Maltiport Video Memory. All DRAM performance data are Typical of currently available 85K DRAM's with RAL access times of 150 ns. In addition, data are included for serial operation and operating power with and without the shift register operating. Fig. 10 is an oscillograph showing the actual voltage waveforms diagrammed in Fig. 3. The SCLK is defeated internally during the transfer read and has no effect on the SOUT. RAS going high triggers the first but out of the register after which control is returned to the SCLK. Also shown in Fig. 10 is an oscillograph of the SOUT and serial SCLK showing the 33 MHz operation.

### VIII. CONCUSIONS

A high speed dynamic random access memory device has been developed which interfaces to an on-chip 256 bit shift register and contains all necessary control signals to transfer data from the shift register to the 256 columns of a single memory row or vice versa. The shift register can

rate simultaneously and asynchronously with respect to normal DRAM access and can achieve a typical maximum shift frequency of 33 MHz. This allows the device to deliver a high speed serial data stream to, say, a video system while allowing a processor to alter the contents of the memory array. The shift register is segmented into four

THE HOLDINGS OF MOUD-STATE CONCUSTS, VOL. 85-19, MO. 6, DECEMBER 1984






Fig. 10. Oscillagraphs of device operation, (a) Transfer read followed by associations operation and (b) associations operation showing the 33 MHz operation of the serial shift out.

cascaded sections, and a decoder circuit is provided to allow the register to be read out from any one of four tap points along the register, which are located on 64 bit boundaries. The register and associated clock circuits are designed for fast operating frequencies and high noise immunity. While using fairly conventional process technology, epitaxial silicon is employed for noise suppression and control of minority currier injection. The protection achieved against electrostatic discharge exceeds 7000 V on all pins. Novel process tolerant sampling and modeling techniques were incorporated to improve the accuracy of simulations and enhance yield.

### ACKNOWLEDGMENT

The authors would like to thank T. Nguyen, E. Lindner, and P. Sheehan for their chip layout and design support; D. Russell and B. Rafuse for their efforts during device test and characterization; Y. Hatano and H. Sakurai for fabrication of the devices; K. Guttag and M. Nowak for their contributions to the device definition; L. S. White for his technical contributions to the design; and Y. S. Chuang, R. W. England, C. C. Rhodes, R. N. Giossen, and G. R. Raio for their general support and guidance on the project.

PINEMAN IT OF: HIGH SPEED DUAL PORT HEMORY FOR VIDEO APPLICATIONS

### REFERENCES

- W. N. Carr and J. P. M., a "MOS/LSI design and applications," in Total International Electronics Series. New York: McGraw-Hill, pp. 180-187.
   J. G. Pozza, "Is epitaxy right for MOS2," Electronics, Feb. 10, 1931.
   J. W. Stotboom et al., "Leakage currents in high density CCD memory structures," IEDM Deg. 1941, pp. 667-670.
   B. Eitan, D. F. Bertichhousky, and J. Shappir, "Holding time degradation in grammic MOS. Rad by injection-induced electron currents," IEEE Vision. Electron Detects, vol. ED-28, p. 1913, Dec. 1981.

- 171
- Currents, TEEE vans. Electron Deterri, vol. ED-28, p. 1315, Dec. 1981.

  T. Formyama, K. Obuchi, and S. Kribyama, "An electrical mechanism for holding time degradation in dynamic RAM"s, TEEE Trans. Flertran Derece, vol. ED-26, p. 1584, Nov. 1999.

  S. Tam, F. C. Hau, F. K. Ko, C. Hu, and R. S. Muller, "Hot electron induced excess earriers in MOSPET's," IEEE Electron Derece Lett., p. 316, Dec. 1982.

  A. S. Grove, Physics and Technology of Semiconductor Derece. New York: Wiley, p. 163.

  C. Darvary, S. N. Roustree, and L. S. White, "A summary of most effective electrostatic discharge protection circuits for MOS memories and their observed Elburn models," in Elect. Overstress Electrostate Descharge Symp. Proc., Sept. 1982. [8]



Raymond Plakhum (\$77-M78) was born in Chicago, IL. In 1936. He excived the B.S. degree in electrical engiaering from the University of Houston, Houston, TX.
In 1978 he printed the MOS Memory Design Group, Texas I astruments, Inc., Houston, TX, where he worked in the design and development of high speed static RAM's until 1972. Since then he has worked as Design Manager for high speed and the scaling and modeling of VLSI SMOS and CMOS technologies. Mr. Pink'am is a member of Eta Nappa Nu. the IEEE Elevtron Devices Society and the IEEE Computer Society.



Donald J. Redwine (\$502-M78) was born in Heusten, TX, on June 6, 1940. He received the B.5. degree in electrical engineering from Team A. & M. University, C. (edge Station: TX, in 1963) and did graduate work at the University of Team. Austin.

He priced Team Instruments, Inc., Heusten, TX, in September 1959 and in presentin a Senior Member of the Technical Staff, His design experience has been in ECL, CVD, and MOS technical september 1959 to the present pember of the MoS memory DRAM activity.

of Eta Kappa Nu



Fred A. Valente was born in New York, NY, on September 30, 1957. He received the 8.5 degree in securical engineering from Manhattan Col-lege, Brons, NY, in 1979. He joined the MOS Memory Division, Texas Instruments, Inc., Houston, TX, in May 1979. Since then he has worked as a Design Engineer on high and medium performance static RAM's and is presently a Design Engineer on the high speed multiport video fremony project in the DRAM Product Group.



Troy II. Herndon was born in Dallas, TX, on October 1, 1942. He received his education as the University of Texas, Artington, and as military technical schools.

He primed Texas Instruments, Inc., Houston, TX, in 1966 and worked in the MOS Section, TX, in 1966 and worked in the MOS Section, TX, in 1966 and worked in the MOS Section, TX, in 1966 and worked in the MOS Section, Since then he has been associated with MOS military programs. CMOS, design automation, and high speed MOS static RAM design, He is new working on the design of high speed multiport memories within the DRAM Product Group. His interests are in VLSI chip layout and CAD/CAM developments.



Desired F. Anderson was have in Silver City, NM, on June 21, 1954. He received the Certificate in Electronics Technology from Albuquerque Technical Vocational Institute in 1979.

Its joined the MOS Memory Division, Texas Instruments, Int., Husston, TX, in September 1979 where he worked as a Design Technician in the high speed static RAM arra until 1982. Since then he has worked in the design of high speed multiport memories within the DRAM Product Group.

/See page 306 for Table 1. I

81

# SESSION III: SPECIAL APPLICATION MEMORIES

ni: Dennis Seper

WAM 21: A-25EK Don Port Memory

Syofi Ishimoso, Akisa Nagami, Hiroshi Watanaba, Junji Kiyono,

Nobare Hirskews, Yasushi Okuyami

NEC Corp.

Kawasaki, Japan

Fumio Hosokawa, Kazuo Tokushipe NEC IC MIGROCOMPUTERS SYSTEMS, Lett. Kawasa t L Japan

THIS PAPER WILL COVER a 256K dual port memory, a 64K z 4 DRAM, plus a virtually asynchronous 256 z 4 actial readout

DRAM, plus a wireless principles as a bready been described. 
this memory has features that mike it satisfies for advanced 
graphic applications, as outlined below.

The data from the serial port sen be readest continuously, 
even when the data are being transferred. This function improves transfer efficiency to 100% for any display size.

The serial readest sen be started and stopped at any location among 0th to 235th without spending side time. This function makes vertical scroil, for example, easier by only 
thanging situs address. Furthermore, even a fraction of a full 
image pattern can be displayed as a continuous data flow by the 
combination of the real time data transfer and this pointer tense 
to some of 6th. Thus, it is possible to change colors without read 
modify write.

to some of 4b. Thus, it is possible to change colors without read modify write.

A simplified block diagram of the memory is through the figure of the memory is through the figure of the memory is the first in Figure 1. The block is directed in two portions Tone is a 64K a 4 RAM port, the either is a 256 x 4 sector read port. The RAM port is a conventional DRAM, except for the serting and the sector of conventional DRAM, except for the ertic-peoble control. The sorial port condute of 1024-bit data registers and a con-out-of 256 multiplexer, that allows start of data transfer at any loc-

tion.

Figure 2 shows timing diagrams relating data transfer. Both Figure 2 shows thining diagrams relating data transfer. Both ports are fully snynchronous except when a transfer from the DRAM cells to the data registers to being executed. The input DT (Data Transfer) selects a RAM or Data Transfer cycls. A cycle started on the condition of DT flight is a normal RAM operation, and a DT Low cycle is Data Transfer cycls. (DT cycle). During DT cycle, the RAM port sames to accessed, However, the serial readout can be exembed in any DT cycle to keep fully continuous data flow. A detailed timing diagram of a DT cycle is shown in Figure 3. When a DT cycle is requested, row address inputs define a new row line to be transfered to the data registers, and then the subsequent column address is acknowledged as a starting location of 256 serial data and nored in the start address latch. Even if this DT cycle is started, the serial port can read the old row line date. When the DT is twentd to High, it transfers the new row line date to the serial date registers, and then enables the read-out of the new serial date from the location indicated by the column address. It should be noted that these realtime date transfer and pointer functions make a fraction of a image pattern as a fully contin-

An output dreaft has been introduced to achieve this high apped realisting data transfer. The serial readout data can continue even during the data transfer cycle. A temporary 4b wids data register to loaded with the first four parallel hits to be readout through the serial port, directly from the 100 has of the DRAM. Thus, the register delivers the first data as early as in a cormal serial read cycle. The next and succeeding bits will be read out from the 1024b data register.

Figure 4 shows a timing for seria-pe-bit operation in the DRAM. A normal wite operation keeps the WE/WE high as RAS falls and then turns it to low. On the other hand, a swrkeper-bit operation keeps the WE/WE low as RAS falls and when the light of the period of the period operation is the low.

per bit operation are parties the way we now as such a late, and were the historical on supplied argument of each data I/O line. Thus, he additional control pin is necessary. Figure 5 shows a microphotograph of the dual port memory Pigure 6 is a photograph above the waveforms. The DRAM port and the sortal port are operating asynchronously.

Table 1 shows summarized typical characteristics.

The authors wish to thank Y. Haneda, H. Yamamoto and S. Matrue for their constructua support and encouragement for this project.





FIGURE 1-Block diagram of a

The bank of the passes of the



# 1985 LEEE INTERNATIONAL TESTITO TIPE THE THE THE TOTAL TO THE THEFT THE DIGIST OF TEHNIOLE VALUES



#### 1985 IEEE International Solid-State Charles Conference

#### DIGEST OF TECHNICAL PAPERS

Abstracting is paredited with credit to the source, Libraria are permitted to photocopy beyond the limits of U.S. copyright law for private use of persons those articles in this volume that early a code at the bottom of the first page, provided the percept fee believed in the code is guid through the Copyright Courses Cretic, 21 Congress St., Salem, MA 01970, Instructors are permitted to photocopy bookend ordida for noncommercial distriction permitted on the code of the Copyright, critical and the code of the Copyright of the Permitted perm

TK 7870

· I 5? vol. 28

PRINTED IN THE UNITED STATES OF AMERICA 1985

Volume XXVIII

IEEE Cat. No. 85CH2122-0 ISSN 0193-8530

Library of Congress Card No. LCB1-844810

Editor: Lowis Winner

Associate Editors J.A.A. Raper

Ambitum Editors M. Winner. . . J. Repor . . . R.G. Swartz

### DESIGN APPLICATIONS

### Internally timed RAMs build fast writable control stores

Mohammad Shakalb lqbal Rujmsu Microetectronics Inc., 3345 N. Fest St., San Jose, CA 95134-1804; (408) 922-9000.

The increasing speed of mainframes and minicomputers produces a need for memory access even faster than that supplied by ECL RAMs. One way to cut into 15-rs memory-access times is through process improvements, but this avenue quickly reaches its limits. Another method is to rework the architecture of the writable control store, which holds the microinstructions that implement the machine's assembly-language instructions. For instance, adding registers in the address and data

Create faster comput-

ers without sacrificing

board space. Selflimed RAMs do the

trick, replacing standard ECL RAMs in


control memories.

lines to the control memory causes a pipeline effect that speeds up both read and write operations.

But the number of registers needed to process the size of control words in some of today's minicomputers can be prohibitive. The solution lies in the new self-timed RAMs (STRAMs)—pipelined memory devices containing on-board registers or latches, as well as a write-pulse generator. STRAMs not only shrink access times to 7 ns, but they also cut board space and reduce the number of lengthy connections between discrete parts. The latter is important because at ECL speeds these leads act as transmission lines, generating reflections and crosstalk.

To better understand how a STRAM can help a designer perform a specific task, consider a minicomputer's basic architecture. Both mainframes and minicomputers use microprogrammed processors in their CPUs. A microprogram is a flexible way to generate the control signals that implement assembly language. These control sequences or microinstructions reside in a control memory, usually a set of PROMs addressed by a microprogram counter.

In a microprogrammable machine, however, the control memory consists of fast RAMs, so a user can alter the control signals and modify the instructions. For example, a typical minicomputer CPU




 In a typical microprogrammed CPU, a control until holds a control word employed for register loading, identification, and reading.

Electronic Design • August 25, 1988 93

contains 12 kbytes of microprogrammable memory in its writable control store to diagnose problems, perform certain instructions, and change the microcode. For the sophisticated user, the CPU has an extra 12 kbytes of writable control store. This architecture iets a user change the way the computer responds to machine-language instructions.

A microprogrammable CPU usually cuntains generalpurpose registers, an instruction register, a memory data register, a memory address register, a program counter, a 16-function arithmetic logic unit, a temporary register called an accumulator, and a control unit (Fig. 1). The memory data register holds the data word to be sent to the memory, and the memory address register holds the address to the memory. The control unit sends a control word for register identification, loading, and reading. It generates signals like memory read and write, accumulator read and load, and ALU operations. The accumulator holds the ALU inputs and outputs.

The writable control store is implemented within the



 Adding registers to a writable control store's data and address poths speeds up the computer but of a steep price in board space. A attenuative is to replace the components in the highlighted area with a set-timed RAM, which contains a write-pulse generator and registers.

control unit (Fig. 2). Its task is to generate the correct sequence of steps to execute the assembly-language instruction. Included in the controller are a starting address generator, microprogram counter, control memory, and control register. The control memory, addressed by the microprogram counter, stores the microinstructions. The control register holds the control word.

The process begins when the CPU fetches a machinelanguage instruction from the main memory and loads it into the instruction register. Microprogramming then takes over. The instruction register puts the instruction into the starting address generator, which decodes the address of the first microinstruction in the control memory and loads this address into the microprogram counter. Next, the contents of the control memory pointed to by the microprogram counter are fetched and loaded into the control-word register. The microprogram counter is then updated to point to the next microinstruction in the desired sequence.

Minicompuners have control words 10 to 100 bits long. Each bit placed into the control-word register controls a part of the computer, including the instruction register, program counter, accumulator, memory, and ALU control. Hence, each bit is connected to a specific destination. The various control signals open or close data paths to these destinations or instruct the locations to perform an operation. For example, to transfer data between two registers, a control signal must instruct the source register to place the data on the bus, and a second signal must tell the destination register to read the data on the bus.

If the control store is writable, there must be a multiplexer between the microprogram counter and the control microprogram counter of the conference of the microprogram counter of the system address bus. The system address bus's only task is to write to the control memory.

This is where a register between the counter and control memory input is beneficial. While the microprogram counter is generating, an address during a read cycle (when it increments), the previous address can be in the register pointing to the control memory. That's the desired pipeline effect.

The computer gains a similar advantage during write cycles—that is, when the instructions in the microprogram are being altered. In this case, the new data is carried over the system bus and written in the control memory. If the memory consists of standard ECL RAMs and no registers, the address-hold time requirement will slow down the process.

Adding a register again creates a pipeline effect because the address and the date are both placed in the register. The address remains valid on the register's outputs until a new clock edge arrives, bringing a new address from the microprogram counter. The data and the address inputs are placed in the register on the true ongoing

94 Electronic Cosign + Aighat 25, 1988

edge of the clock. The Write Enable signal is also placed in the register (Fig. 3a).

The several nanoseconds saved on each read and write cycle can add up to a considerable speed increase during normal computer operation. As noted, using STRAMs gives the designer this speed boost without the space penalty exacted by discrete registers.

In the example noted, a totally pipelined architecture was desired, so the registered STRAMs were used. This configuration yields the highest bit rate at the system level because the succeeding cycle can begin while the output signal is slewing and propagating. The data isn't available at the outputs until the next clock edge.

In some computers, however, the control store might have to read data from the RAM in one memory cycle. When this is the case, the control memory's inputs must have latches to hold the input data and address for saving the hold times. The output lines are also latched so that data can be placed on the data bus in one cycle. A latched STRAM fills the bill. This device's timing diagrams show that in read cycles the data is read in the same memory cycle (Fig. 3b).


In a STRAM, the Address, Data In, Chip Enable, and

Write Enable signals are latched into the on-chip registers or latches by the true-going edge or level of the clock pulse at the start of the memory cycle. All these signals remain valid throughout the memory cycle until the sent true-going clock edge or level. As a result, signals need not be held stable during the entire cycle. They can slew down during one cycle to prepare for the next one.

It's advantageous to trigger the write operation at the true going clock edge by latching the Address, Data, and Write Enable signals. Then the new Data and Address signals can be placed at the inputs while the old data is being written to the RAM cells. Also, this technique eliminates address skew because all the timing is check-edge driven.


The basic difference between the registered and the lauched STRAM, in fact, is that the former is clock-edge sensitive, while the latter is level sensitive (Fig. 4). During a registered STRAM's read cycle, the data is available in the next clock cycle. For the lauched STRAM, the data is available during the same memory cycle.

An advantage of both the latched and the register STRAM, however, is the built-in write-pulse generator, which eliminates an annoying problem associated with



3. Timing diagrams show that in a registered STRAM (a) the control word is read in the second clock cycle, while a latched STRAM (b) reads the data in the same clock cycle.

Electronic Design & August 25, 1988 95



4. Both the registered (a) and tatched versions (b) of the STRAM include a write-pulse generator. The devices have differential clock inputs—Clock and Clock—but single-ended operation is possible by connecting office clock line to an internal reference voltage.

fast ECL RAMs—the generation of a narrow write pulse. This on-board capability not only simplifies the designer's task, since creating very narrow pulses can be difficult, but it also speeds up the write cycle.

For instance, the length of a write cycle for a typical static RAM, MBM 10474-15, employed without input and output latches is the num of the minimum scup time. 2 ns; the write-pulse length, 12 ns; and the minimum hold time, 1 ns. That comes to 15 ns. For a latched STRAM with an internal write pulse generator, MBM 10476LL-9, the write-cycle time is the minimum setup time, 1 ns, plus the minimum high or low clock time, 6 ns—a total of 7 ns.

Another advantage of the STRAM is that the data written in the RAM is transparent to the outputs. This boosts the speed of the system for a cache write-through and improves the write-cycle timing for the writable control store. Also, the input data is transparent to the output in the same clock cycle for the latched STRAM and in the next cycle for the registered version. The transparent feature is helpful in diagnostic tasks and for writing back the data into the next location.

data into the next location.

In both types of STRAMs the setup and hold times are identical for all inputs, simplifying the timing. The sum of the setup and hold times, also called the required valid window, is only 30% of the overall cycle time. For exemple, a 1k-by-4 latched STRAM, the MBM 10476 LL, has a clock cycle of 10 ns and a setup time plus hold time of 3 ns. This low ratio leaves enough time for the inputs to get ready for the next cycle.

The read and write cycles also have the same timing, because the data-input registers and latches are loaded at the start of each cycle, regardless of the type of cycle. This balanced read-write configuration is helpful for systems integration. When Write Enable is low at the beginning of a cycle, an internal write operation writes the data into remembry and testores internal write lines to their original values.

The devices have differential clock inputs—Clock and Clock—to increase timing accuracy. They can be connected in either the differential or single-ended mode. In the differential mode, data is latched at the eross point of the rising edge of Clock and at the falling edge of Clock. Connecting either Clock or Clock to the internal reference voltage configures the STRAM in the single-ended mode, latching data at the true going edge of the clock.

Mohummad Shakaib Iqbal, an application engineering supervisor at Fujitsu Microelectronics Inc., works on localarea networks, microcontrollers, small computer system interfaces, and memory products. He holds a BSEE from NED University, in Korachi, Pakistan, and an MSEE from Oregon State University.

How Valuable?	Circio
Highly	541
Moderately	542
Slightly	543

96 Hectionic Design + 5 , s. 1,74 598A

### A 0.5-GHz CMOS Digital RF Memory Chip

WILLIAM M. SCHNAITTER, EDWARD T. LEWIS, AND BRUCE E. GORDON

Abstract — Digital KV memories (DEFM's) are key elements for modern rather jumping. An RV deput is complete, surred in random secons memory (RAM), and later reversated from the sourced data. Here we describe the first CMOS (I<sub>df</sub> = 1 pm) DEFM data, interprating static RAM, construct circulary, and two channels of shift regiment, on a single rate entired vint OS GHL VISI density was made possible by the low-power discipation of quiescent CMOS circular. As RE. RAM prosotype chip has been built and terred.

#### 1. INTRODUCTION

ODERN radar systems employ sophisticated antijaruming techniques through signal processing of the
outgoing and incoming pulses. To combat such radars,
radio-frequency memory (RFM) has been employed in
many electronic counterneasure (ECM) systems. The
memory elements of such systems have taken many forms.
More recently, digital RFM (DRPM) systems have been
built using IC's with silicen static random access memory
(RAM) as the memory element [1]. Through the ability to
record any analog signal as a 1-bit (pulsewidth only)
digital replica, in RAM much greater flexibility and longer
data retention have been schieved. The signal may then be
retransmitted, using a variety of post-processing techniques to effect the ECM. Currently, DRFM systems
employ ECL-based shift registers and use off-chip RAM.
These high-cost systems have generally been built from
off-the-shelf peckaged IC's and have been characterized by
high part coint. The high-power dissipation requires extraordinary cooling measures, such as liquid immersion.
Recently, DRPM's have been predicted which would employ GaAs shift register IC's and even GaAs RAM's [2].
These would also lead to problems of high thermal dissipation, high part count, and high cost.

tion, high part count, and high cost. This paper describes the first CMOS ( $l_{\rm eff}=1~\mu{\rm m}$ ) DRFM chip, termed the fast digital memory chip or FDMC. The shift registers (clocked at 0.5 OHz) and RAM (8K) are on a single chip along with control circuitry and other special purpose functions. In contrast to other technologies, the low-power dissipation of quiescent CMOS circuits permits VLSI density. The 8K RAM prototype chip has been built and tested. With existing production technology, static memory capacity of 64K and higher is certainly feasible.

Manuscript received April 17, 1986; revised June 10, 1986. W. N. Schnaitter and E. T. Lewis are with Raytheon Corporate Microelectronic Centra Androve, MA 01810.

B. E. Gordon is with Raytheon Electromagnetic Systems Division, Calen. CA.

IEEE Log Number 8410117.

TABLE I
SONG PARAMETERS OF THE 1.25- pm PROCESS

	F-CP	2:22
¥ <sub>50</sub>	-1.09 ¥	:.97 *
T <sub>n.</sub>	250 1	290 A
Lett.	1.1 wm	1.1 **
Junet. Cepth	0.33 um	G. 18 EM
due	1,2616 +0*3	jgiš re <sup>-1</sup>
upatest (190.	1.3 um	
LOCOS THICKNESS	0.52um	
opi thickness	S um, ma dependi	
F-well in. 40ptn	3.5 va	

A 1.25-µm process was used for wafer fabrication. Table I summarizes the design rules. In achieving these high speeds, the normal design rules were employed without the need to "push" the process, which would have been at the cost of reduced yield.

Considerations in the design of this chip, the final chip form, and the test results to date will be discussed.

#### II. OVERALL CHIP DESCRIPTION


Fig. 1 shows a view of the prototype chip. The chip has two basic operating modes: 1) as a serial I/O RF memory; and 2) as a normal RAM. One pin, called "M," switches the operation from one mode to the other. Fig. 2 shows a simplified block diagram of the chip.


In the RF or "serial" mode, the data input—a proprocessed sinusoidal signal with constant amplitude—is

processed sinusoidal signal with constant amplitude—is applied to the RF input, sampled, and clocked alternately into one of two 32-bit shift registers called SSRA and SSR B (signal shift register A or B; see Fig. 3). One of the SSR's is shifting and the other is frozen at all times. An SSR freezes to permit either or both of two functions: 1) storage of the shift register contents into the RAM portion of the chip; or 2) recall from the RAM of previously stored data (preconditioning of the shift register). It is possible to perform both functions (storage first) on one shift register within one freeze period. In this case, during the spherwich in the state of the shift register within one freeze period. In this case, during the spher-

quent shift period, the 32 bits of recalled data are shifted

0018-9200/86/1000-0720\$01.00 @1986 IEEE






TO THE SUPPLY OF THE PARTY

out while 32 bits of new data are simultaneously shifted in, to be stored in the next freeze period. Thus, with the A/Balternation, the SSR pair acts as a continuous bidirectional serial-parallel converter. While the chip is in this operating mode, the RAM is organized in 32-bit words to match

The sinusoidal RF input signal gets reduced to a digital representation, in this case one bit. All information regarding signal amplitude will be handled by other portions of any system in which the FDMC is used. Only the timedependent frequency is represented by the stored data.

dependent frequency is represented by the stored data.

Fig. 2 shows that there are two channels, each as described above. Prior to the FDMC, the RF signal is split into two identical signals with 90° of phase separation. This is called quadrature phase, or I and Q. The Q signal trails the I in the time domain. These signals use the two channels of the FDMC. This effectively doubles the band-side of the FDMC. This effectively doubles the band-side of the FDMC. width of the system because two bits are stored per clock



cycle, one per nanosecond at 0.5 GHz. Thus a 64K chip would provide 65.5 µs of storage capacity.

The other operating mode of the FDMC is as a conventional static RAM. The memory contents can be accessed directly from off-chip for analysis and other ECM. The memory can be directly leaded from the first land of the form of the fo memory can be directly loaded from an off-chip CPU to effect complex signal synthesis. Conversion from serial mode to RAM mode is accomplished by switching a single mode to RAM made is accomposing over to external pins. This is termed the direct-access, or RAM, mode, in serial mode, the RAM controls are generated on-chip by the control shift registers (CSR's). To reduce pin count in RAM mode the memory is organized into 16-bit, words and the data pins are bidirectional. The RAM macrocell was designed in a separate ellort as

a member of a standard cell library. It was designed with a

S. - 2. 2. 2. .

16 × 128 organization, with a Y select to enable either the right or the left side of the macrocell. The programmability of the organization was effected simply by bringing out both left and right Y-select signals to accurate which would activate both sides in serial mode for 32-bit words, and respond to an external Y-select signal in RAM mode for 16-bit words.

The row or X select was by a conventional NAND gate decoder. The bit cell was of a full six-transitor CMO3 design. The bit lines were precharged. Each of the 32 columns had a sense amp with current-mirror style load, a data latch, and a tristate cutput buffer.

The cycle time of the RAM was required to be under 28 ns. Approximately 36 ns were available for a warte operation, address change, and RRAD operation. This occurs during the 64-ns freeze period of an SSR.

Other components of the FDMC shows in Fig. 2 in-

Other components of the FDMC shows in Fig. 2 include: the delay shift registers (DSR's), which can be used to add increments of eight clock cycles or 16 ns of storage time; CSR's, which contuol the freeze/shift operation of the SSR's and other critically timed operations; and the phase detection and correction circuitry, which among other things can be used to the smoothly the end of a stored signal to the beginning.


#### III. DYNAMIC CMOS SHIPT REGISTERS

Simple dynamic shift registers permit maximum clocking frequency. The nodal leakage currents (dominated by junctions) and capacitance (dominated by the transistor gates and junctions) are small enough (about 1 nA and 0.1 pF. respectively) to result in a time constant for voltage degradation of around 1 ms. Thus the use of slow static shift-registers-was svolded. In actual-practice, the time needed for data retention is a few nanoseconds.

Another interesting issue in the use of these shift registers is clock feedthrough. This can slow the operation of the shift register and, in the final stages of the chip, introduce an unwanted frequency compensat into the spectrum of the output signal. In a CMOS circuit form, both clock and its inverse are present, and their contributions to the data voltage level can largely cancel. The use of BF, for source-drain doping of the p-channel transistors allows the overlaps of p- and n-channel gates to be nearly equal. With the use of oxide spacers, the clock feedthrough could be even more closely balanced.

#### IV. CLOCKINO

Clocking the shift registers near their maximum frequency, determined by the time required for inverter/XMG propagation delay t<sub>D</sub>, eliminated the need for two-phase nonoverlapping clocks, and thus on the prototype-chip single-phase clocking was used. Consecutive thift register stages are simultaneously turned on and off, respectively. The delay t<sub>D</sub> prevents a second inverter from switching before its preceding XMG is off. This clocking method







Fig. 5. A complete four-state CSR to illustrate operation. Actual CSR's were 16, 32, and 64 stage.

requires that clock switching times and misalignment of clock and clock inverse be less than 0.5 ns. Otherwise, all transmission gates will be on simultaneously long enough to permit data to stip forward in the register. Theory and experiment both suggest that data will allways slip in a long enough continuously shifting register. But, as edge speed and misalignment become significantly less than t<sub>D</sub>, the number of stages required for slippage becomes much larger than 32.

The successor chip used a two-phase clock line layout. This was done solely to permit easy functional testing with slow edge speeds. For this testing, a two-phase nonoverlapping clock will be used, while at application frequency the lines will be tied in pairs and a single-phase clock used.

The prototype chip had 444 shift register stages each with about 0.1-pF experience for clock and clock inverse. This relatively large experience had to be driven at 500 MHz with a 5-V swing A 0.5-ns 5-V swing required a 0.5-A pulse of clock current in each line every 1 ns. Most of the 1 W of power dissipation on the chip was in the






Fig. 6. Probed corpus of (a) CLKEN and (b) SY.




Fig. 7. Tuning diagram of SSR operation. 1) SF pulse straddles 0th (or 64th) clock pulse. 2) RESA pulse causes SSR data to the transferred in a 12-bit pord to the A RAM. 3) WESA pulse causes RAM data from A or A to be transferred into 20 SSRA. 4) Store addresses (tilt for the IK RAM chip) must be stable. 5) Recall addresses stable.

clock enabling circuits. To avoid signal attenuation and cSR for illustration. Actual CRS's were 16, 32, and 64 electromigration in the clock lines, 75-pm-wide second stages. The external SY strobe acts to freeze and initialize the CSR's during one clock cycle. One-half of the CSR is

This situation has been significantly improved in the successor chip, with total chip clock line capacitance reduced from about 120 pF in two clock lines to 50 pF divided among four clock lines. This was accomplished by taking full advantage of a more advanced process and by using an alternate clock gating circuit, shown in Fig. 4. Compare this transmission gate logic circuit to the conventional NAND/NOR circuit shown in Fig. 3. Merging of source-drain regions is one mason why capacitance could be reduced.

#### V. CONTROL SHIFT REGISTERS

Clocks to alternately shifting SSR's must be enabled at times within 0.5 as. This precision was obtained with looped SSR-like shift registers. Fig. 5 shows a four-stage

CSR for illustration. Actual CRS's were 16, 32, and 64 stages. The external SY strobe acts to freeze and initialize, the CSR's during one clock cycle. One-half of the CSR is loaded with ZERORS, the other with ONEs. Then the data circulate producing a distinct square wave at each CSR stage output. After 64 clock cycles, the CSR data should return to the original positions. At 63 clock cycles, another SY pulse, again one clock cycle long, ensures this. Thus, if any one of a group of CSR's becomes unsynchronized, this will last less than 64 clock cycles. A common SY pulse will synchronize all internal functions of many chips. Identical tapered drivers, with delay of one clock cycle, were placed at opposite points on the 64-stage CSR to generate the clock enable signal and its inverse, without offset. Fig. 6 shows SY and the clock enable inverse signal from the CSR64.

CSR64. In addition to square waves, precisely timed pulses, e.g.,
RES (refer to Fig. 3), may be generated by taking any pair
of taps from one CSR as NAND inputs. Both the rising and




Fig. 8. Phus correction circuitry.

the falling edges of the pulses exhibit sub-0.5-us precision. Off-chip controls are sampled and latched at proper timing in this way. The CSR's control the RAM's during operation in the serial mode, but, during RAM mode, external control and data-bus drivers allow 16-bit direct access to stored data by, an external computer, as discussed earlier. Fig. 7 shows a timing diagram of chip operation in serial mode.

#### VI. PHASE CORRECTION

"Head-to-tail playback" of a stored RF pulse to create a pseudo-CW output is a common DRFM task. This operation mode of a DRFM system is called recirculation. Phase errors occur at the start/end boundary, and to reduce these a phase correction is needed at each boundary.

As described above, external circuits drive the two chip RF inputs in phase quadrature (I-Q). Phase detection circuits, in both channels, latch samples to measure the phase difference between the start and end of a stored pulse. Phase-correction circuitry, using these data, acts to swap and add channels, with or without inversion, at the RF outputs, thus changing the phase in 45° steps. Fig. 8 shows this circuitry. Chip output at 45° phase correction shows the half-level voltage that was achieved (see Fig. 9). This will produce a purer frequency spectrum in the output as well as achieving the fine phase resolution. Together, these circuits reduce the phase discontinuities inherent in recirculation.



Fig. 9. Despot with 45° of phase convertion, showing the half levels

#### VII. DELAY SHIFT REGISTERS

As a major function of a DRFM system, the chip acts as a delay element with delay as long as desired. The SSR's give a minimum delay of 64 clock cycles with a resolution of 32 cycles through RAM address manipulation. This manipulation involves the storing of data in one RAM block, followed by the recall of data from the opposite block, all within one SSR freeze period. The 56-stage DSR's, with taps every eight stages, provide a minimum delay of only a few s<sub>D</sub> with a resolution of 16 ns.

#### VIII. OUTPUT DRIVE

Output signal attenuation was used to effect full bandwidth transfer. This was necessary because small-geometry transistors were used in the SSR's to minimize clock load. These were not capable of driving external loads to full CMOS-logic-levels, nor was this necessary, in the DRIM system. An equivalent output source resistance on the "RF data output" of about 500 0 is obtained with a transmission-space output stage. This is coupled to a 25-0 transmission-line load. Thus voltage division is used to maintain frequency at the output. Signal amplitude is restored by an external linear amplifier. By using tapered drivers, carefully laid out, significant drive at 0.5 GHz could be achieved, at the cost of some latency. Since this was not needed in this application, such drivers have not been explored in detail.

#### IX. SIMULATION

For circuit simulation, there was concern that the available analog tool SPICE, with the MOS2 and MOS3 models, would not be useful due to the high speed of the circuits and the fundamental quasi-static nature of the models. However, the short channels kept the quasi-static approximation valid, with Ward's criterion [3] met. Simulation problems with the use of SPICE2G.5 MOS2 and MOS3 models were chiefly related to modeling intermodal capacitance and matching de I-V curves in all regions of terminal bias. Fig. 10 shows the results of simulation of the




Fig. 10. SPICE MOSI nimulation of SSR operation.

SSR circuit, predicting operation above 0.5 GHz. To aid in hand calculation, an empirical expression for the delay through simple stages was derived and used. Thus these circuits did not present unusual simulation problems.

#### X. TISTING

Wafer- and packago-level testing of IC's generally ex-plores one or more of four aspects of the chips: functional correctness; performance characteristics, including speed and power dissipation; yield; and reliability. At this writing, the first two areas have been addressed. The first functionality, could be investigated at the water level only on the low-speed portion of the thip because of limitations of existing water probe apparatus. Only low-frequency testing could be performed and the shift registers work only with signals as described above. However, most of the chip subcirculus could be checked.

By packaging chips which passed all water probe testing. the high-speed circuits were tested. This was performed at reduced frequency but with edge speeds approaching those in the eventual application. In fact, edge alignment of clock signals is as important as edge speed. Edge speeds of 1 as and alignments of under 0.5 as were achieved. All shift registers have been functionally verified in this way. Signals have been stored in the memory, using the shift Signals have been stored in the memory, using the lamit registers, and later recalled from memory through the shift registers. This testing included wafer probing of internally generated signals such as "clock enable," shown in Fig. 6. Existing probes both affect circuit operation and distort the algual being observed, due to capacitive loading and independence mismatch, respectively.

Finally, testing at the application frequency, 0.5 GHz, has been performed with parkinged devices. Full chip operation has not yet been tested, but proper operation of the shift registers has been confirmed at 0.5 GHz.




Fig. 11.

The performance of this testing has proven to be one of the more involved and expensive aspects of the project. Complex test fixtures have been built from scratch to permit the generation of the clocks and other signals in a usable form. Fig. 11 shows one of these fixtures. ECL and GaAs components have been used, though these have met the needs narrowly or not at all. A CMOS clock driver chip has been planned to solve some of the problems of both test and application.

#### X1. CONCLUSION

This work heralds the entry of CMOS VLSI chips into the field of RF systems. With f, in the range of 10 GHz, the performance of 1.25-µm CMOS can compete with or surpass all other production technologies. A functionally complex 0.5-GHz CMOS chip has been built and the high

speed demonstrated. An ECL-based system will be re-placed by a CMOS-based one leaturing twice the operating frequency, one-tenth the cost, one-twentieth the part count, and one one-hundredth the power dissipation. Single-input sample rates of over 1 GHz appear possible with 1.25-pm technology and many applications in radar and related EW systems are to be expected in the near future. Issues, not normally of concern to the CMOS chip designer, such as on-chip interconnect inductance, can become important. Test problems new to the CMOS digital test engineer are significant and major efforts are needed to develop water testing at high frequency and to perform efficient testing of packaged parts.

#### REPERINCES

O. Lowenschuss, "Coherrat digital RP memory—A new signal processing component," in IEEE Proc. Not. Aerospace Electronics Cost., (NAECON), vol. 3, 1930, pp. 1181-1194.
 B. Hoffman and D. Aptr. "Galurm arsenide enhances digital signal processing in electronic worker," Defense Electronic, vol. 17, no. 7, 104, 1915.
 D. E. Ward, "Charps-based modeling of capacitance in MOS trensistions," Stanford Univ., Stanford, CA, Tech. Rep. 0201-11, June



William M. Schmitter received the B.S. degree in enginering physics from Cornell University, Idases, NV, in 1973, and the S.M. degree in extension the second transfer in 1983. The last been with Raytheon Company since 1973 and is currently with the Advanced Development Department at the Corporate Microelectronics Center in Andower, MA. His work is primarily in design of custom high-performance CMOS integrated circuits.



Every T. Lowis was born in Cambridga. MA. on November 8, 1977. He received the B.S. don Holland M.A. don the M.S. degree from Into W York University. New York, NY, both in electrical engineering, in 1979 and 1961, respectively. He also received the M.P.A. degree from Nov Northeration University. Correctly, be in Manager of Advanced Development of Maybean's Microelectronics Center, Andover, MA. In this expanity be in providing technical direction for advanced YLSI defin, process development, and CAD. Prior to this, he was Program Manager of Raythoco's AMRAAM Manulacturing and Technology Modernization programs. He has also carried as a Staff Engineer in the Microelectronics Center involved in the deering and species of various exploratory LSI and microwve solidate device technologies. From 1976 to 1977 he was a Staff Member of the evaluation of materials and devices used in advanced weapons systems. During the period from 1987 to 1975 he was a Staff Member at Sperry Research Center involved in smaller related to MNOS and CCD device physics. Earlier positions consisted of an Instructor in directical engineering at NYU and Carnegic Institute of Technology and a Scaler Engineer at Raythera. He is currently an Adjunct Professor in electrical engineering at Tufo University, Early Scalery.

Bruce E. Gardon received the B.S.E.E. degree from the University of California, Berkeley, in 1936.

His served in the National Guard trom 1948 to 1937 performing various radar and communications assignments. From 1951 to 1939 he was employed as a Broadcast Engineer as Radio Station KMYC. Maryaville, CA. From 1931 to 1930 he was an Associate Engineer as Radio Station KMYC. Maryaville, CA. From 1931 to 1930 he was an Associate Engineer as Radio Station KMYC. Maryaville, CA. From 1931 to 1930.

Senior Engineer from 1964 to 1974, and is currently Principal Engineer in the Advanced Technology Department. In recent grass be inhis been involved in implementing to design and construction of a series of compact digital RP memories combining RF and subnanosecoord digital circuity. These commonies have become a Raytheon product line and many are flying in advanced ECM equipment. He has five patents insued in DF receiver and digital RF memory technology. He is the suther of major portions of the Civil Air Patrol national search and receive manual and a recognized authority on electronic search for rescue.




# ADVANCED SELF-TIMED SRAM PARES ACCESS TIME TO 5 NS

WITH OVER
2 KBYTES PLUS
PARITY
CHECKING, A
BICMOS ECLCOMPATIBLE IC
EASES FAST
CACHE DESIGNS.

DAVE BURSKY

he performance of high-speed computer systems often depends on how fast data can be retrieved from memory. For super-minicomputers, mainframes, and specialized computing systems, fast-accessing static RAM (SRAM) cache memories, as well as other high-speed memory subsystems, are still a key requirement to achieve system cycle times of less than 10 ns.

However, as memory chips push the process limits to achieve the sub10-ns access times, system signal skews and other timing problems often rule out the use of standard asynchronous 'SRAM designs. Consequently, a new memory type dubbed the self-timed SRAM was born—a structure well suited for synchronous system design. Although they're not the first self-timed SRAMs to be released, a family of five 2-kwort-by-9-bit biCMOS chips with ECL 100K-compatible input/output lines from National Semiconductor offers the highest density with more features and faster access



ELECT'RONIC

#### SELF-TIMED STATIC RAM

times than potential competitors. Offering access times as fast as 5 ns. the NM4492, which has 100K ECL I/O lines but operates from a -5.2.V supply rall, also comes in 7- and 10-ns versions. Two other versions of the RAM, which operate from the standard -4.5-V 100F. ECL power supply, come in 7- and 10-ns versions. Part of the fast access time can be attributed to the mixed bipolar-CMOS design that employs 0.7-µm minimum features and supplies ECL I/O levels. The rest stems from the novel self-timed architecture and separate data-input and data-output buses to minimize delays.

Not only can the memory chips access their data in such short amounts of time, but the systems they're used in can actually cycle in the same time frame. That's because the RAMs are fine tuned for synchronous system operation. The systems can there-fore operate much faster than with standard SRAMs, because various setup and hold times appear much shorter than with asynchronous ur other self-timed static memories.

Such chips can greatly improve the performance of register files, writeable control stores, cache and cache-tag memories; and address.

translation lookaside buffers.. Two early adopters of the advanced selftimed memories-Control Data Corp. and Convex Computer Corp.have embedded the chips in advanced computer systems. They project the same performance couldn't have been achieved with any other commercial memory chip.

With the advanced self-timed RAMs, ECL processors can achieve a memory system speedup of 60 to 150% vs. the u\_e of standard SRAMs, and close to a 150% speed improvement vs. the use of first-generation self-timed RAMs offered by other companies. Not only can the systems run faster, but fewer chips will be needed, which can reduce board space, lower power consumption, or allow larger memory subsystems in the same space. Even higher-capaci-ty and more feature-laden chips wiii be forthcoming.
The 4492 or 100492 pack the larg-

est amount of storage on one chip for any self-timed ECL memory-2018 words by 9 bits. And according to Charles Hochstedler, product planning manager of National's static memory division in Puyallup, Wash, the performance comes at a modest power level for the speed, thanks to

the biCMOS circuit structures and process. The 5-ns version consumes about 25 W (27 W worst-case), while the 7-ns device draws a maximum of 2 W when running at full speed. Power consumption is somewhat speed dependent, and it drops to less than 1.8 W when operating frequencies drop below 100 MHz. An idle mode with the clock stopped drops the power drain to about 650 mW.

The ninth bit of the data word is a parity bit. To ensure the integrity of incoming data, the RAM also includes on-chip parity checking logic. Unlike all other RAMs, though, the National RAMs will also check the address inputs for a parity error to ensure that the wrong location isn't being accessed. The RAM checks for odd parity on the data-input field and for either even or odd parity on the 11-bit address field (depending on the state of the Parity-Mode pin).


If either parity check determines an error is present, the chip's Parity Error flag is set. The polarity of the error-output flag simplifies the emit-ter-dot-ORing of several open-emitter outputs so the delay can be minimized. Address parity detection can be disabled only if data parity is desired, or both parity features can be ignored if the system doesn't implement parity.

Furthermore, the RAMs contain scan registers that support system scan diagnostics. Each chip has a separate serial-scan input and output and a 34-bit serial-scan shift register that enables users to observe the state of the input registers and force the state of the input and output registers.

With the scan path, systems can test interconnectivity and bus-conflict faults on the address, data inputs, and control lines leading to the memory chips. The systems can also test data outputs and the parity error output line from the chips.

The serial input can also be used in writeable control-store subsystems to load the memory during system boot-up, thus simplifying the circuitbreed layout and eliminating a wide parallel bus for data inputs,

Self-timing is a scheme adopted by National and other companies to re-



2. THE READ operation in National Semiconductor's self-timed SRAM requires that the Chip Select line be low and the Write Enable line be high before the rising edge of the Clock signal locks the data and addresses into the chip's input registers. Data will reach the enip's Contours a minimum or again until another read operation occurs. rnip's 4 outputs a minimum of 2.5 as and a maximum of 5 ne later. The data won't change

TARE LEGIT ROSER DESIG

#### MI ICEUS HISE LOUD TO SELF-TIMED STATIC RAM

duce timing skews and minimize setup and hold times, says Hothstedler. In the approach, all input signals (address, data, and control) are latched into on-chip registers by a low-to-high transition of the clock signal (Fig. 1). By latching all inputs, the setup and hold times can be min-mized. In the case of the 4492, the combined setup and hold time required is as little ux 2 ns; the 100492-7 requires just 25 ns.

A typical asynchronous \$RAM re-sponds to an address change by sujplying new read data one address at cess time after the change. Selftimed memories respond to new irsynchronizes the memory operation to the system timing, making possble much tighter signal timing wir dows. The asynchronous memories are applied mostly to systems in which a timing signal isn't easily de-rived from available control signals

One major advantage of self-time f memories is the control of the write cycle by self-timing circuits on the memory chip itself. This control elin inates concerns that the write-puls: width might be too short to complet the data write. In a slow system, that muy not be a critical concern-But! high-speed systems with clocks that may range from 50 to 200 MHz, even a few nanoseconds of skew could degrade system performance. By ircluding input registers on the chips, the system buses are free to start the next bus cycle even before the menory finishes its necess once data is bocked into the chip.

In most self-timed RAMs, the output register is clocked by the same

PRICE AND AVAILABILITY The advanced self-timed SRAMs are immediately available in production quantities. They sell for \$149, \$106, and \$26 for the 5, 7,

and 10-us versions, respectively. all in lots of 1000, All of the chips will initially be housed in Glikead ceramic flat packages.

National Semigrandinator Porp. 1111 30th Act SE, Papil Pop. WA 20312, Charles Hoch Pedien Charatt and China English

timing signal that controls the input register. That causes the RAM to appear in the system only as one pipeline stage. Although that might suit some applications, there are many instances where the system timing demands a different approach. For that reason, National Semiconductor self-timed RAMs use a separate selftiming circuit that triggers during the write pulse and then delivers a delayed timing signal to the output

register.
With the delayed signal, the registers can hold the output data valid for an extended portion of the read cycle (Fig. 2). The extension of the time that data stays valid eases the system read-timing requirements.

Another timing improvement can be derived from interleaving read and write operations in a mode called hidden write. By keeping the output register active (with the last read data output) during a write evele, the RAM greatly simplifies the timing of interleaved memory architectures.

In fact, if the machine's cycle time is at least twice the access time of the memory chip, both address read and write cycles can be squeezed into one write cycles can be squeezed into one machine cycle. Such a mode can be very usciufing acts and register-file applications, where multiple sources and/or destinations may be interleaved within each machine cycle. The hidden-write mode is controlled by the Write Enable and Chip Select lines, which have slightly different characteristics than those found in an asynchronous menory.

For synchronous systems, the advanced self-timed memories also it, clude a Clock Enable input, which simplifies the starting and storping of pipeline operations, it reduces, and rould eliminate, the requirement. I to gate the clock signal external to the RAM. The feature doesn't affect systems that don't need it because an on-chip pull-down element will ensure normal operation if the clock onable is mussed 👙

HOW VALUABLE: Hoters Moderniere 810000

CIRCLE



#### Thanks to the Library, American dance has taken great leaps forward.

American dance is more popular than ever, and one of the reasons is The New York Public Library's Dance Collection.

Charcographe Elia, reld say the Library at Lincoln Center is "as vital a workmown as my studius," Agnes de Mille says, lifter-revissi misany-stiffer is dependent on sectes on the Library's Dance Collection."

And they're not the only ones. For dancers and churcog-raphers everywhere, over 37,000 volumes, 250,000 phonographs, and an enurrouse film archive have been essential elements in the renaissance of American

dance.
That's just one way The
New York Public Library's re-New York Public Library's re-sources serve us. The Library others plays and pupper shows for chalten, programs for the elderly and disabled, extensive foreign language and ethnic ed-lections, and scientific journals stal to the business community. Again and again, the Li-brary curiches our lives.

ابوندات

The New York Public Library NAME OF STREET ASSESSED.

B.S. S. L.S. 147

# A Video Codec LSI for High-Definition TV Systems with One-Transistor DRAM Line Memories

TOMOJI TAKADA, TAKESHI OTO, KAZUKUNI KITAGAKI, NAOYUKI HATANAKA, TATSUHIKO DEMURA, HIROMICHI FUJI, TOSHINORI ODAKA, HIROSHI SUE, AND TADAHIRO OKU

physic system, we as making translation system. Over a behaving a SI-Abit sea-crassifier DRAM line mentary a 1 pr this LSI, were believed on a 12.16× LSI-Seast all bytes method mil a 13-pra CHOS topic LSI proce-

#### I. INTRODUCTION

TN RECENT YEARS, several high-definition television (HDTV) encoding methods, such as MUSE [1], HD-MAC [2], and time-compressed integration (TCI) [3], have been proposed for use in the next generation of TV systems. The TCI method is one of the most simple, and axible la this forest, a more complicated image processing method like a discrete cosine transformation or a vector quantization, can be applied. A codec LSI which uses the TCl encoding method has been developed as the first step of the HDTV encoding systems. The major problem in the realization of the codec LSI was the high density and large area of line memory circuits needed.
Therefore, a one-transitor/cell DRAM line memory was developed. This paper describes a codec LSI [4] which uses the TCI encoding method, with an emphasis on the development and characteristic usage of one-transistor DRAM

line memories.

In the TCI method, a luminance signal Y and two chrominance signais. Cw and Cn, are multiplexed to form a TCI format signal, which can be transmitted entirely within the bandwidth of Y.

Manuscript received April 23, 1939; revised July 20, 1939.

T. Takada T. Oto, K. Kitagaki, N. Hatanaka T. Demura, and H. Fuji are with the ULSI Received Center, Techiba Corporation, I. Komukai Toshiba-cho, Saiwaki, Kawanaki 210, 1830a.

T. Odaka, H. Saer, and T. Oto are with the Research and Development Center, Toshiba Corporation, I. Komukai Toshiba-cho, Saiwakku, Kawanaki 210, Japan.

IEEE Log Number 8931037.

TABLE 1
BLUDWIDTH AND SANDADIO PRIORIDICY OF HIDTY

		Bandvidth	Sampling frequency	•
LOUWICE	7	100 HELL	44 ID)	
CEROCIACE	<b>~</b>	1.3 783	15.15 1005	
CERONOWICE	00	10 KG2	12.13 AD2	
TCI SIERAL		20.0 Mils	al ms .	




Fig. 1. TCI format

#### 11. HDTV SIGNAL SPECIFICATION AND TCI FORMAT

In the TCI encoding method, the two chrominance signals Cw and Cn are compressed by a factor of 4 along the time axis, and their sampling frequencies are raised to 48.6 MHz. These signals are then multiplexed into the horizontal blanking period of the luminance signal Y in

0018-9200/89/1200-1656\$01.00 01989 IEEE




Fig. 2 Block diagram.

ino-sequence form. The handwidth and the sampling rate of the resulting TCI signal are identical to those of the luminance signal Y, 20 and 48.5 MHz, respectively. Thus, the entire HDTV signal can be transmitted within the bandwidth of the Y signal. The codec LSI can convert the Y, Cn, and Cw signals into one signal in the TCI format, and vice versa. Table I shows the handwidth and sampling frequencies of HDTV and TCI signals used in this codec

Each frame of a time-comprissed HDTV signal is composed of two fields or 1125 lines, and each line is 1440 pixels wide. Each line has three subfields: the Y signal subfield (1120 pixels), the Cw/Cn subfield (280 pixels), and the horizontal synchronization or HD subfield (40 pixels). Frame synchronization signals (FP1 and FP2), reference clamp level signals (CLMPL and CLMPH), as well as audio signals are also inserted at the beginning of each field. Fig. 1 shows a TCI format used in this codec LSI.

#### III. ARCHITECTURE

This codec LSI can convert the Y, Cw, and Cn signals into one signal in the TCI format and vice versa. In the encoder mode, it has three functions: the filtering of the C signals, the time compression of the filtered C signals, and the multiplexing of the Y, C, and additional synchronizing signals. In the decoder mode, it also has three functions: the time expansion of the derived C signals, the interpolation of the missing C signals, and the detection of the synchronization signals.

For these functions, the order LSI consists of seven functional blocks: an input interface, line memories, a vertical filter, a time-compression/expansion circuit, a TCI formatter, an interpolation filter, and a PLL control circuit. The functional blocks of the LSI are illustrated in Fig. 2 and are described below.

#### 4. Input Interface

The input interface block receives input signals and distributes them to the other functional blocks. The Cw and Cn signals are applied directly to the input interface. The Y signal, however, is too fast to be treated easily with TTL peripheral circuitry. Therefore, the Y signal must be




Fig. 1. Peripheral Interface to codes LSL

demultiplexed into two 24.3-MHz signals before being applied to the input interface, as shown in Fig. 1.

#### B. Vertical Filter

In the TCI format, the Cw and Cr signals must alternately share the Cw/Cs subfield of the compressed HDTV frame. Therefore, the codec LSI must perform vertical subsampling on the chrominance signals in the encoder mode. The vertical filter is used as a prefilter for vertical subsampling in the encoder operation, and cuts the vertical spatial bandwidth in half to prevent aliasing effects. The transfer function of the vertical filter F<sub>s</sub> was determined empirically from a careful evaluation of the decoded image obtained from a breadboard prototype:

$$F_0 = 1/2Z^0 + 9/32(Z^{-1} + Z^1) - 1/32(Z^{-3} + Z^2)$$
 (1)

where Z is unit line delay. The multiplication in (1) is realized by shift registers and adders. Six 720-word  $\times$ 8-bit line memories are used to obtain the seven taps.

In the encoder mode, two 12.15-MHz signals, Cw and Ca, are compressed by a factor of 4 along the time axis and their sampling frequencies are raised to 43.6 MHz. In the decoder mode, they are expanded along the time axis and their sampling frequencies are restored to their original 12.15 MHz. The time-compression/expansion block implements this time axis transformation. It consists of a shift register and clock frequency switching logic. Because the video signal in raster scan format is an uninterrupted signal, it was possible to implement this shift register as a dynamic circuit.

#### D. Interpolation Filter

As mentioned previously, every other Cw and Ca sample is lost during subsampling in the encoder operation. The interpolation filter accomplishes the vertical linear interpolation on adjacent lines to recover the missing C samples in the decoder operation, and outputs the restored Cw and Cn signals. The transfer function 5, is

$$F_t = 1/2(Z^1 + Z^{-1}).$$
 (2)

For these operations, this block has two 360-word × 8-bit line memories and an adder.

1658

#### E. TCI Formotter

In the TCI formatter block, the compressed C signals are multiplexed into the horizontal blanking period Andio signals, vertical synchrostration signals (frame pulms FPI) and FPI), a horizontal synchrostration signal (HD), and reference clamp level signals are also multiplexed as part of the TCI format.

#### F. PLL Control Block

The PLL control circuit detects the horizontal synchronization signal HD and frame pulses FPI and FP2 in the input TCI signal during decoder operation. It compares the phase of the input TCI signal with that of the system clock and outputs a digital control signal for an external VCO circuit which generates the system clock. Furthermore, it can control an antonatic level control (AIC) circuit and an automatic gain control (AGC) circuit in an analog transmission system, and can control a spindle motor in a video disk system. Because of the integration of this PLL control circuit, periodistal circuits are drattically reduced in the TCI decoder system. This block takes up roughly one half the area of the logic portion of the codec LSI.

#### IV. LINE MEMORY

Line memories, as used in video signal processors, exhibit the following characteristics:

- 1) high-speed operation,
- 2) relatively large memory capacity (for a logic LSI).
- cyclic, uninterrupted read/write operation (news); ten every horizontal consisting period).

  FIFO access only (no random access needed), and
- FIFO access only (no random access needed), and
   fabrication process and circuit parameters compatible with logic circuits (especially with standard cell

Several kinds of memory circuits including shift register [5], three-transistor/cell DRAM [6], [7], four-transistor/cell DRAM [8], and one-transistor/cell DRAM [7], and one-transistor/cell DRAM [7], and one-transistor/cell DRAM [7] is memories. Because several tens of thousands of memory cells are required to implement the line memory in this codec LSI, a one-transistor/cell DRAM circuit is the most profitable by virtue of its high density. Because of characteristic 3) mentioned above, the automatic refresh cycle is executed every 0.03 ms (=1/30/1125 s) without any refresh control circuits.

Fig. 4 shows a block diagram of the line memory implemented in the codec LSI.

Because line memory access is completely sequential, 1:8 serial-to-parallel converten and 8:1 parallel-to-serial converters are used at the input and output sides of the memory cell array. This design has two remarkable benefits:

1) the internal read/write operation cycle for the




Fig. 4. Block diagram of the line extraory.



Pery Si 22 10 Merci 33 End Merci

Fig. 5. Memory and pasters.




Fig. 6. Minimum cycle time.

memory cell array is relaxed, and

by taking advantage of the eight clock cycles in one
memory access cycle, only level-sensitive synchronous circuits are needed to generate the internal
memory control signals.

Bocause only level-statistive circuits are needed, testability is enhanced and process sensitivity is minimized.

In order to make the circuit parameters  $V_{cb}$  (threshold voltage) and  $V_{DD}$  (supply voltage) the same as for the logic portions of the LSI, the line memories use neither word-line bootstrap circuits nor backgate bias circuits.




Fig. 7. Photomicrograph of the LSL

Furthermore, in order to be able to use the same fabrication process, neither the thin oxide layer for cell expantance nor the high-expanitance junction [7] is used. Instead, cell capacitance is realized with polysilicon gate capacitance and a p-well junction capacitance. Fig. 5 shows the memory cell pattern. As 83.5-IF cell capacitance is realized in the 8.5×16.3-pm² cell area.

Fig. 6 shows the measured minimum cycle time as a function of supply voltage V<sub>DD</sub>. The memory circuit operates steadily at 3 V, in spite of the constraints in fabrication process and circuit design mentioned above.

### MADI PLATELE OF TO COOKE LS

Technology

Chip ofpe

Shires 2 12.19m

Rocker of elements

- Excious

- Excious

Likes Remory

Clock frequency

Power Consumption

LOW (LYA)

Vo interface

TYL Competible



Fig. B. Single board TCI decoder.

Characteristics for each operation mode are described bolow.

#### V. LSI PERFORMANCE

A mixed hierarchical layout approach was used in designing the codec LSI. The line memory and shift registers of the time-compression/expansion block were laid out without the aid of automatic layout tools, and the random logic portions were designed by a hierarchical standard cell approach. Fig. 2 shows a photomicroscopy of the LS.

approach. Fig. 7 shows a photomicrograph of the LSL. A 1.2-µm p-well CMOS with double-level-metal inter-connection technology was used to integrate 288K elements, including a 52-kbit line mernory, on a 12.16×12.10-mm² chip. The chip was mounted on a 209-pin PGA package. At 24.3 MHz the measured power consumption was 1.0 W. The features of this LSI are summarized in Table II.

#### VI. APPLICATION SYSTEMS.

This coder LSI has three operation modes corresponding to three HDTV applications:

- 1) digital image transmission system.
- 2) analog image transmission system, and
- 3) video disk player system.

A Digital Transmission Mode

The signal sampling rate of the TCI signal was chosen to be 48.6 MHz. Consequently, the overall bit rate of the 8-bit TCI signal is 388.8 Mbit/z. Thus, by using this coder LSI, an HDTV image signal can be transmitted on the widely used 400-Mbit/s digital transmission line.

In the digital transmission mode, the coder LSI accomplishes its primary functions: encoding and decoding. In both encoder and decoder systems, few peripheral circuits are needed. The digital transmission system is suitable for considerably long-distance HDTV image transmission.

#### B. Analog Transmission Mode

At the decoder site of the HDTV analog transmission system, system clock regeneration and analog level control are needed. The on-chip PLL control circuit is used for this purpose. It controls the frequency and phase of the system clock, and controls the gain and de levels for the peripheral analog circuits in the decoder system. Because of the on-chip system control circuit, the peripheral circuitry for the TCl decoder system is significantly reduced. For example, the decoder circuit for an HDTV analog transmission system can be realized on a single board using the codec LSI (Fig. 8) whereas previously, using only



James D. Trotter (\$'58-M'63-5'70-M'70) was both to Sweerwater, TX, on August 8, 1913. The received the B.S. degree from Ministrapi State University, State College, the M.S. degree from State University, State College, the M.S. degree from State University, State College, the M.S. degree from State University of Texas, Austin, all in decetical engineering, in 1960, 1962, and 1970, respectively.

In 1952 he juined the Research and Development Laboratory of Fairchild Semicroduction Curporalism, Palo Alto, CA. As an Engineer in the Dighal Integrated Circuit Development Group, he participated in the development of the cpliaxhil micrologic process and was personably responsible for the design of the farst deceils of the Fairchild DTL 930 series. He joined General Micro-Electronics (GMU) in 1963

as Head of the Digital Integrated Circuit Georp. He designed the original DTL and TTL circuits of the GME series and supervised the development of other MTL and ECL chrotits. After GMFs entry bits ofte development and production of integrated MOSFET circuits, he was repondable for the recordination and development of the concean's MOSFET circuit design. In 1963 he ,-one North American Rockwell at an Assistant to the Director of the Micro-Dictroducts Development Laboratory, and hispot coordinate the development and implementation of MOSFET design and fabrication techniques. After receiving the M.S. degree he rejoined North American Rockwell and led their silicon pats process development. In 1971 he joined American Microsystems, Inc., Santa Clara, CA., at Director of Research and Development. It is presently the Vice President of Technology Development at American Microsystems, Inc..

### MNOS-BORAM Memory Characteristics

ROBERT J. LODI, H. A. RICHARD WEGENER, SENIOR MEMBER, IEEE, MILLICENT B. BOROVICKA, BERNARD B. KOSICKI, MEMBER, TEEE, THOMAS A. POGEMILLER, MEMBER, TEEE, AND MARSHALL W. EKLUND

Abstract - This paper describes the characteristics of a block-oriented and the extraction of a block-oriented and the extraction of the e standam-terest memory (DUAm) system and our a Communication 22-Abit MUST memory array (or information sturage. Leftery of two fully functional memory systems has been a significant achievement in the development of the HNUS memory technology. The organizational concepts and performance characteristics of both the memory system and the MNOS memory array will be discussed, including speed, data transfer rate, and retention.

#### I. INTRODUCTION

NEW memory system, utilizing nonvolutile semiconductor MNOS information storage, organized as a blockoriented randomisaccess memory (BORAM) [1] has heen developed. MNOS technishing was selected because it provides nonvolatility in addition to the other advantages of a sembanducter memory. Nonvolotility not only provides security of stored data but also provides lower system power dissipation since it is possible to power down the unselected memory arrays. Two fully populated systems are now in operation: the first is a 295-kbit system, and the second is a 590-khit system. Both of these systems utilize a 2048-bit MNOS memory array which was custom designed for this application. We believe that the construction and operation of these systems constitute a major milestone in the development of MNOS memory technology.

-II. System Description

A block-oriented random-secess memory (BORAM) has an architecture similar to a normal RAM. It is organized in words consisting of a number of parallel bits. However, when an address is presented to the memory system, not one but a predetermined number of words are nutput sequentially. This string of words is called a block, Superficially, a BORAM functions like a drum with a very short latency time and a very short recard. BORAM's are potentially more inexpensive since a savings in address decoding circuitry is realizable. In addition, BORAM's are potentially faster. In a memory system the access time is the sum of the propagation delay between CPU and memory plus the access time of the memory itself. As main memory access times become shorter and shorter, the propagation delay between CPU and memory is an increasingly larger percentage of the system access time. A block-criented memory reduces this problem by requiring the CPU to handle blocks of words instead of one word. Therefore, the propagation time between CPU and memory is averaged over the number of words in a block. Analogous arguments are true in describing the advantages of an LSI chip designed as a RORAM over one designed as a RAM. This is particularly applicable in MNOS memories. Their lung write times are effectively seduced by a factor inversely proportional to the number of MNOS transistors written simultaneously as members of the same block.

Fig. 1 shows a block diagram for a semiconductor BORAM

Manuscript received May 12, 1976, revised July 15, 1976. This project was completed under Naval Air Development Center Contract N62269-73-C-07883 for the Naval Air Development Center, Johnsville,

PA

R J. Lodi, H. A. R. Wegener, and M. B. Burowsky are with the
Sperity Research Center, Sudbury, MA 01776. B. B. Kwicki was with the Sperry Rewarch Center, Suddury, MA. He is now with General Instantonis, Hickwille, NY.

1. 4. Poyenther and M. W. I kluind are with the Sperry Univacibetense Systems Division, St. Paul, MN.

chip organized as 2" blacks by m words/black with one bit/word. To initiate a read cycle, the BORAM is accessed by its n-bit clock address and memory select inputs. This address selects one of the 2" blocks in the memory cell matrix, the contents are parallel transferred to the m-bit block shift register after the strobe input has been activated. The block data constituting of the same bit from each of the m words are now whifted out of the register and sensed on the data output. A write cycle is initiated by addressing the memory chip and block and activating the readwrite control. Then m consecutive clock pulses are required to shift the new data into the register. When the strobe input is activated, all n. words are simultaneously written into the memory matrix.

In the specific system described here, the input/output requirements were as follows:

word size 36 bits block size 256 words (system) access time 2 \(\mu\)s read cycle time 40 \(\mu\)s write cycle time 2 ms data (minifer rate 150 ns, word.

Since the MNOS BORAM chip utilizes p-channel static MOS technology for the 1/O shift registers, the inherent limitation of 1 MHz operating frequency of this process had to be overcome by design in order to achieve the required data transfer rate. This was done on two levels. On the MNOS memory chip, two shift registers operating simultaneously were multiplexed to result in an effective chip output rate of 1.66 MHz (690 ns/word). In addition, the chip was partitioned in such a way that each chip address accessed one quarter (64 words) of the full block (256 words). Thus, the data output from one chip is multiplexed with three others to result in a four times higher transfer rate, 6.66 MHz (150 ns/word).

A single MNOS memory chip contains 32 randomly addressable blocks 64 words wide. Its one I/O pin represents a single specific bit within a given block of words. Thirty-rix of these chips are required to implement the 36-bit word. The minimum system module size is determined by the required num-





Fig. 2. BORAM system memory card.

ber of words per block, 256, to result in a 295-kbit module formed by 32 blocks × 256 words × 36 bits.

The 144 MNOS arrays used to populate the 295-kbit single module synem are packaged on 12 boards containing memory devices and hybrid interface drivers. Each board contains 12 memory arrays which are interconnected to make a 32-block X-64-word X-12-bit section of memory. Three cards are wired in parallel to produce the required 36-bit word length. Four groups of three cards are multiplexed to produce a system module.

One of the memory printed circuit cards is depicted in Fig. 2. The 295-kbit single module system is shown in Fig. 3. The 590-kbit system consists of two 295-kbit modules.



ory array specifications went defined as follows:

organi/ation

32 blocks/64 words/1 bit

data output rate (chip) read access time de to 2 MHz

write cycle time


1.5 µs max

2 ms max -55°C to 165°C

retention time "55°C to 165°C

The memory chip is organized (Fig. 4) as 32 randomly addressable blocks, each having 64 serially accessed bits which represent a single bit of 64 different words. This memory array organization provided an optimum building block for the system as well as a memory chip with favorable sturage density and producibility.

The MNOS transistor which is used as the memory cell is similar to typical p-channel transistors. The difference is in the nitride layer which is placed above the gate region between the gate metal and the oxide layer. Fig. 5 shows a simplified cross section of a memory translator. The nitride layer provides the ability to change the threshold voltage of the transistor [3]. (Threshold voltage is the voltage applied to the gate to turn the device on.) This variation in threshold voltage occurs because of the injection of either positive or negative charge in the nitride layer. Negative charge trapped in the insulator reduces the magnitude of the negative voltage which must be applied to the gate to turn it on fig., the threshold voltage). A trapped positive charge has the unposite effect, increasing the magnitude of the threshold voltage. Data are cleared and wristen in the memory transitor by voltage pulses across the gate which change the threshold to either the least negative or most negative value. Application of a clear voltage, typically 25 V positive, newes negative charge from the substrate into the nitride layer and, similarly, application of a write voltage, 25 V negative, moves positive







Fig. 5. MNOS transistus cross section.

charge into the nitride layer. The charge movement and charge storage are consequences of the highly, nonlinear conductivity and trapping effects which occur in the memory dielectric. Once charge is trapped in the dielectric it remains until the application of a subsequent write or clear voltage atiers it, thereby providing the nonvolatility characteristics of the MNOS transistor.

The MNOS memory devices used as the storage elements in the BORAM chip are arranged in a matrix configuration with the gates of a block connected in common row lines and the



clear step sets all devices in this row to the same (least nega-

tive) threshold voltage. This is followed by the application

of a negative potential to the common gate electrode of the

selected row. The simultaneous application of data-selectedinhibit signals to the memory device source and drain lines determines which devices in this row have their threshold

voltages changed to their most negative extreme. The voltage

applied to the nonselected rows of devices is kept at a level

such that these devices see no set potential difference across

Reading information from the single transistor MNOS cells is accomplished by using the MNOS device as the driver tran-

sistor in an MOS inverter circuit (Fig. 7). Read voltage level (~ -8 V) is applied to the selected row of memory cells (all

nonselected rows have no voltage applied). The inverter ratio is designed such that if the threshold of the country

device is at its least negative value it will turn on and the

their gates. Therefore no threshold change can occur.

A black diagram of the memory array organization is detailed in Fig. 9. The memory cell matrix is controlled by buffer circuits which in turn interface with the data-controlling

The most critical characteristic, from the viewpoint of both

array and system organization, is the data transfer rate. Since

the time required to read the MNOS memory cell is typically I us It is necessary to read all required data for a block transfer (64 bits) in parallel into the two thift registers and then

The 2:1 multiplexing performed on the memory array.


together with the 4:1 multiplexing dune at the system level.

provides a method of obtaining the required data rate with-

out overburdening any of the chip subcircuits. Fig. 8 shows

the operating frequencies of the memory array and system elements that are part of the data path. The data rate of the memory array is well within the capability of conventional p-channel MOS technology.

multiplex the data onto the I/O bus as required.



circuit elements. A discussion of the functional blocks will access time. A "bootstrap" technique has been used to pronow he given to provide a better understanding of the circuit

inputs and provide the two requisite true and complement levels as decoder inputs. Inverter speed is critical to block

when the given to provide a better understanding of the circuit speration.

Five address inverters are required to accept the address and provide the two requisite true and complement one of the 32 rows of memory devices. The decoding heaves as decoder inputs, inverter speed is critical to block.






Fig. 11. Block buffer circuit.

tors. 1. he proper five address lines are energized, a negativegoing bootstrapped drive occurs on the selected row address line.

All potentials applied to the variable memory translator gate lines are controlled by the block (row) buffer circuit (Fig. 11). Inputs provided by the block decoder and controlled are translated by the block buffer that appropriate potentials applied to the addressed and nonaddressed blocks (rows). The BORAM chip contains 32 block buffer circuits operated by a single controller circuit. The word buffer circuits orients the levels applied to the source and drain lines of the memory usuasistors. During the NEAD cycle the potentials at the source and drain lines are a function of the threshold of the memory cell, but during the warre cycle these potentials are under control of the data stored in the shift register.

The input/output shift register used on the BORAM chip is required to perform all shift register functions (serial in/out and parallel in/out) during memory cycles. In addition, the shift register must hold data throughout the write cycle. The basic shift register cell contists of two ratio-type MOS inverters and four transistors used as transfer gates. Three clocks are required to operate the shift register, two supplied from off the chip and one generated internally. A two-inverter circuit with a capacitor delay element is used to generate the required delayed clock phase for the shift register.

Data from the last stage of each 32-bit shift register are combined in the multiplexer. The multiplexer output is level shifted so the data output is a TTL level. A combinational logic controller is used to implement the required on-chip functions from the chip input control lines.

The BORAM chip has three operating modes: 1) DISABLE; 2) READ; 3) WRITE. The TUSABLE mode inhibits all chip functions when a logic O level is applied to the chip select input. To perform a READ operation, a block address (5 bits) is applied to the address inputs. This address is decoded and selects 1 of 32 rows of inemory cells. Each row contains 64 memory transistors because of the 32 row by 64 culumn organization of the memory array. Data from the even bits

(bit 0, bit 2, bit 4, etc.) are loaded into one 32-bit shift register, while bit 1, bit 3, bit 5, etc., are loaded into the other 32-bit shift register. These registers are each clocked at about 0.83 MHz and the outputs are multiplexed together, giving a 1.66-MHz data transfer rate out of the chip. New data are available every 600 m to m an even/odd basis from the chip. Severat manufacts describing the NEAN operation should be defined.

Read cycle-total duration from block address valid until all 64 words have been childed out (40 µs).

Read arrests total clapsed time from block address valid until the first word is available at the output (1.5 µs).

—It should be noted that while the sine to completely, trans-


is defined as read cycle, the actual read performed on the memory transistors is approximately 1 µs.

The total waste cycle of the BORAM array consists of a 1-ms clear (concurrent with serial loading of data into the shift registers) and a 1-ms write negative/inhibit. The clear sets the selected row of memory cells to their least negative threshold level. The write negative/inhibit sets the selected cells to their more negative threshold value or inhibits that change depending on the input data held in the shift registers.

A photograph of the 198-X 186-mil memory thip is shown in Fig. 12. The functional circuit blocks that have been discussed are designated on the photograph. All controlling inputs, with the exception of two required during writing, can be interfaced with standard open collector TTL drivers. The data output pin is TTL compatible.

#### IV. ARRAY PROCESSING

The MNOS memory array is manufactured by an extension of a typical p-channel MOS process. Isolation between the MNOS memory transistor array and peripheral circuitry is achieved by a p-diffused wall through an n-type epitaxial layer into a p-type substrate. Another diffusion is added to provide n° contacts to the isolated n regions. The MNOS memory transistor utilizes a stepped-gate structure which results in fixed threshold devices that have a nitride mem-



ory layer as the upper part of the gate dielectric. This does nut cause any problems in fixed gate stability. Eight masking steps are necessary to manufacture this array. A single layer metallization of aluminum is used. The layout rules are relatively generous, with an average of 0.4 and widths and spacings used. In the design approach static (resistance ratio) logic is used. This regulres care in processing to meet per-

#### V. PERFORMANCE CHARACTERISTICS

Over 2000 fully functional chips have been fabricated and tested. Of these about 500 have been utilized in hardware which is operational. This limited production effort has provided the opportunity to determine major yield-limiting factors and to achieve a uniform controlled yield of the device. The experience and data obtained have demonstrated the producibility of devices utilizing the MNOS technology, and the viability of the technology for use in complex systems

The testing of these devices has provided considerable data on various key parameters. One of the most important parameters is the read voltage window. This is the range of read voltage levels at a given time for which data can be correctly assessed. A typical memory army read voltage characteristic is shown in Fig. 13. The lower window edge corresponds to the low conduction (high V7) setting on the worst case (i.e., sinallest high threshold) of the 2048 bits. A nearly constant slupe is followed on the lower edge. The upper high conduction (low 17) edge is flat for the first decades of time but then assumes a constant slope. This upper a se flat portion occurs because the stepped-gate memory transistor is a standard variable threshold transistor in series with a fixed (nonshifting threshold) device. The entire structure has a mini-




Fig. 13. Typical memory attay

mum threshold equal to that of the fixed device, even though the threshold of the variable device is initially smaller. Until the variable threshold relaxes to a setting less than the fixed portion minimum, it does not determine the threshold of the memory transistor. The linear slopes at later times characterize the behavior of the memory structure and permit extrapolation of an ultimate retention limit. End of data storage clearly occurs when the window edges intersect. Thus, an optimum read voltage level can be defined for a given chip. Similarly, optimum retention and read voltage can be selected for groups of chips. The distribution plot in Fig. 14 shows the number of memory arrays that are fully functional at 0.2-V window after 10° reads are plotted from actual measurements. The 101" reads plot is extrapulated on the assumption of a linear read voltage change with the logarithm of time. Several conclusions can be drawn from Fig. 11. The optimum read voltage for the lot is about -7.8 V. Also, long retention requirements have some yield impact. The most significant feature is the shape of the curve, which indicates predictability and process consistency since devices from about 100 batches l'abricated over several month's time are represented.

Fig. 15 shows the read voltage range as a function of time at both 25°C and 125°C under a power-off condition for typical




Fig. 15. Retentivity (read voltage versus time) for power-off condition




Fig. 16. Retentivity (read voltage versus time) for continuous read.

devices. This graph indicates a resensivity (time which data may be stored in the array while still providing an adequate read voltage range) to provide reliable system operation exceeding one year at 25°C and approaching one year at 125°C.

Fig. 16 indicates the effect of continuously reading a single memory cell. This condition is generally more severe than a power-off condition, the reason being that application of a read voltage to the gate of the MNOS cell is like a "write"

The state of the s

IEEE JOURNAL OF SOLID-STA I CIRCUITS, OCTOBER 1976

operation at a smaller voltage. The effect of this is a reduction in retentivity of about one half order of magnitude of time.

#### VI. SUMMARY

A 2048-bit MNOS BORAM memory chip, used as the storage element in two BORAM memory systems, has been described. These systems represent a major milestone in the development and application of MNOS memory technology. Data obtained from operating systems indicate that difficult performance requirements have been met and that MNOS memories can be fabricated in acceptable yields to function in large complex memory systems.


#### ACIONOWLEDGMENT

The authors would like to acknowledge the contributions made by B. Peterson and A. Ventresca for the design and layout of the memory array, and to M. O'Connell for his work in developing and improving the test capability. We are also grateful to Dr. R. Newman for his trust and guidance.

#### REFERENCES

- R. F. Spender, "Semiconductor block-oriented read write memory," U.S. Patent 3 898 632.
   C. A. Beltz, "MNGS BORAM memory development," in GOMAC Dig., vol. V, June 1974, pp. 20-21.
   F. A. Sewell, H. A. R. Wegener, and E. T. Lewis, "Charge storage model for variable FET assemory," Appl. Phys. Letters, vol. 14, 1ss. 1969, pp. 45-47.
   R. J. Lodi et al.," Chip and rettern characteristics of a 2048-bit MNGS-BORAM LSI circuit," in 1976 Int. Solid-State Circuit Conf., Dig. Tech. Papers, p. 62.

MElicent B. Borovicks reached the B.S. degree in chembery from Simmon College, Boston, MA, in 1963. In 1964 she was an Engineer with Sylvania



rently in thurse of all wafer fabrication at the Sperry Remarch Center.



Bernard B. Kosicki (M73) received the B.A. de-

Bernard B. Kodchi (M73) received the B.A. depres from Westryan University, Middletown, CT, in 1961, and the M.A. and Ph.D. depres from Havard University, Cambridge, MA. in 1962 and 1967, respectively.

He was a member of the Technical Staff at Ball Laboratories, where he worked on this limit of the Compound semiconductors, silleon devices, and CCDs. He joined the Sparty Research Centre, Sadbury, MA, as Depai tenus Manager of Piot Live Operations. In this capacity he was humately in-solved in Improving the yield of MNOS-LSI circuits. Since 1976 he is with General Instruments, Hicks-Wile, NY.



Robert J. Loois was born in Springfield, MA, in 1945. He received the B.S. degree in electrical engineering from Wordenser Polytechnic lostilute, Worsester, MA, in 1946. and the M.S. degree in electrical engineering from Nordensers University, Dotton, MA, in 1970. He has worked as a Senior Designer and Test Equipment Development Engineer at Sybrants Electric Products, Inc., in Woburn, MA, and at Visitoo Computer Systems, Inc., in Bedferd, MA. In 1970 he joined the Sperty Research Center, Sudbury, MA, where he is a member of the Technical Staff engaged in the design, layout, and test development of LSI circuits.



Thomas A. Pogeniller (S'88-M'70) was born to Minnespells, MN, on October 11, 1940. He received the B.E.E. degree and B.S. degree in business from the University of Minnesona, Minnespells, in 1970 and 1974, respectively.

Since joiding Sperry Univer Defense Systems Division, St. Paul, MN, in 1972 he has been involved in design and evaluation of MOS and MNOS LSI memory devices. He is currently a Lead Designer in the Complex Array Development Group, working on mass memory and array.



H. A. Richard Wegener (M'66-SM'75) received the B.S. degree from Columbia University. New York, NY, in 1931, and the Pa.D. degree from the Polyuchnic lauditute of Brooklya, Brooklya. NY. In 1965.

NY, in 1965.

He has been in the semiconductor field three his employment at TompSol Electric Research Laboratories in 1953, where he worked on ermankum alooy transform, junction field-effect transitions, and RTL circuits. He joined the Spurry Research Center, Sudbury, MA, in 1964, where he is now a Department Manager of Integrated Circuit Development. He has worked on MIOS transitions and CCD's, but since 1966 his main voncentration has been on MIOS memory transitions, especially on aspects brooking device theory, structure and processing, MNOS-LSI circuit design and processing, and reduction processing, MNOS-LSI circuit design and processing, and radiation hardness.



Marchall W. Ethand was born in Duluth, MN, on March 21, 1945. He received the B.F.E. degree from the University of Minnesota, Minnes rowcoved in the design and divisionment of two companier test whiches that were forrunners to company products. He has been 
Project Engineer for several programs including a CMOS companier, MOS mahritame 
and a medium-scale hybrid ceramic technology computer.

Since 1974 he has been responsible for the development of se MNOS memory systems.

863 FH PG 0746

# An On-Chip Smart Memory for a Data-Flow CPU

OREGORY A. UVIEGHARA, STUDENT MANUEZ, 1227, YOSHINOBU NAKAGOME, MEMBER, 1222, DEOG-KYOON JEONG, STUDENT MEMBER, 1222, AND DAVID A. HODGES, FELLOW, 1222

n. An experimental 1249-te many 121 decide-contri scalable CMOS present. This 12 decide-contri scalable CMOS present. This 12 decide-contribute of 100 m, loss 34 658 12 decided contribute of 100 m,

#### I. INTRODUCTION

UE TO advances in fabrication capabilities, the der-Daily of conventional memories has increased to the extent that 1- and 4-Mbit DRAM's are already in mass production and announcements have been made of experimental 16-Mblt DRAM's [3]. The increased integration has also given rise to a parallel trend where logic combined with data storage elements generates less dense but more functional memories. Video RAM's (VRAM's) and content addressable memories (CAM's) are example, of med-more functional or so-called "smart" memories. VRAM's combine conventional RAM's with serial access registers and some control logic to support bit-mapped graphics display systems [4]. CAM's combine conventional RAM's with xon comparators to perform parallel data search without extensive address handling for supporting parallel processing, expert systems, and artificial-intelligence applications (5)-(7).

Smart memories are required to satisfy the demands by systems designers for more versatile systems that are im-

Manuscript received July 20, 1979; revised September 12, 1979. This work was imported in text by DARPA (PROPS-1786) and by the Hitselft Central Research Laboratory, Tolyo, Japan.

G. A. Uvleyhars was with the Department of Electrical Engineering and Computer Sciences. University of California, Berkeley, CA. He is now with the Central Research Laboratory, Hitselft Ltd., Kohuburi, Tolyo 183, Japan.

Y. Nakapone was with the Department of Electrical Engineering and Computer Sciences, University of California, Berkeley, CA, on leave from the Central Research Laboratory, Hitselft Ltd., Kokuburij, Tokyo 185, Japan.

Japan.

D.K. Jeong was with the Department of Electrical Engineering and Computer Sciences. University of California, Berkeley, CA. He is now with the VLSI Design Laboratory, Texas Instruments Incorporated, Dallas, TX 75265.

D. A. Hodges is with the Department of Electrical Engineering and Computer Sciences. University of California, Berkeley, CA 44720.

IEEE Log Number 8971211.




Fig. L. APSe CPU block Carma.

plemented directly in silicon. For instance, HPSm (High-Performance Substrate) is a data-flow CPU that uses bardware to control out-of-order execution by employing on-chip smart memories [1], [8], [9]. Fig. 1 shows the HPSm block diagram. HPSm uses date-flow techniques to coordinate out-of-order execution. The out-of-order execution model gives it high throughput since instructions whose operands are not ready do not block subsequent ones. To avoid the complexity of a centralized control of out-of-order execution, it uses a decentralized control approach where the control is embedded in the co-chip memories, making them "smart." This "smartness" poses significant circuit design challenges. Because of the extra complexity of these smart memories, test chips are designed to study them one by one before they are incorporated in the HPSm data-flow CPU. This paper deals with the experimental Register Alias Table (RAT) smart memory chip.

RAT is the main smart memory on the HPSm CPU chip and plays the major role of manipulating the data-flow graph, the central data structure in any data-flow CPU.

0018-9200/90/0200-0084\$01.00 O1990 IEEE




Fig. 2. Memory architecture.

It is analogous to a register file in a conventional von Neumann CPU but with entry expabilities for enhanced data manipulation and support for out-of-order execution control. In Fig. 1, RAT communicates with three other smart memories (MEMORY NODE TABLE, ALU NODE TABLE, and ALU/CONTROL NODE TABLE) through three ports. These smart memories in turn support three CPU function units (MEMORY, ALU, and ALU/CONTROL). RAT has a content-addressable tag field to support associative operations, and two backup copies per data element to support branch prediction and exception handling.

#### II. MENORY ARCHITECTURE

#### A. Overall Architecture

The memory architecture is shown in Fig. 2. Information is stored in a 31-word format (40 bits/word) forming a 1240-bit array that is accessible from the external world. The core is partitioned into three fields. The 7-bit tag field (a 2-bit non-content-addressable tag field and a 5-bit content-addressable tag field) is used to tag the 32-bit data in the value field. The ready bit field indicates if the data are valid. Each field is divided into two halves by a set of sense amplifiers. Each of the other three smart memories in Fig. 1 logically sees one 1/O port looking into the RAT which it uses repeatedly for all its interaction with the RAT. By multiplexing each port for two READ's, one WRITE, and two associative WRITE's per cycle, the RAT enjoys the benefits of a 15-port memory while paying the price of a three-port memory in terms of area and power. (However, the time-sharing of the ports by different operations certainly has an impact on the cycle time.)

Six multiplexers and six decoders are used—three for conventional READ/WRITE operations and three for assisting the associative WRITE operations. The read-enable circuitry divides the decoders into an upper half and a lower




Fig. 3. RAT microphotograph (\$37 mm x 3.97 mm).

half corresponding to the upper and lower halves of the core, respectively. This circuitry is used to conditionally inhibit some ports during READING. The row drivers befor and multiplex the usg word line (for conventional operations) and the tag match line (for content addressable operations) to drive the ready bit/value field word lines.

The tag and ready bit fields have one backup copy while the value field has two backup copies to support branch prediction and exception handling. So indeed, although only 31×40 bits are directly accessible from the extensal world, the core actually stores 3470 bits. The programmer-visible copy of the memory is called the current copy (abown as C in Fig. 2) while the first and second backup copies are called the transit (T in Fig. 2) and sented (S in Fig. 2) copies, respectively.

#### B. Word-Line / Bit-Line Organization

Conceptually, the RAT can be viewed as a three-dimensional memory that is 31 words long, 40 bits wide, and three backup copies (the boxes in dotted lines in Fig. 2) deep. However, since a nonplanar technology (e.g., optical [10]) is not available for implementation, this "three-dimensional" memory is physically realized as a "two-dimensional" memory using a planar technology as shown in Fig. 3.

in Fig. 3.

Fig. 4 depicts how the word lines and bit lines are organized. For clarity, only the fifteenth and sixteenth words are shown. The word-line organization is as follows. For each word, three tag current word lines (tag-C. WLs) are driven by the READ/WAITE decoders (Fig. 3) to support three-port conventional READ and WAITE operations. The CAM decoders (Fig. 3) drive three tag current match lines (tag-C.MLs) and three tag backup match lines (tag-B.MLs) for each tag word. The row drivers multiplex the three tag-C.WLs and the three tag-C.MLs to drive the three value current word lines (val-C.WLs) of each ready/walue





Fig. 4. Word-line/bit-line organization



word. Also, the row drivers receive the three tag-B.MLs as inputs to drive the three value backup word lines (val-B.WLs). The bit lines are organized as follows. Three copies and as single bit lines are used for the two non-CAM tag bits and the ready/value hits to minimize area. To provide complete logic comparison, it is necessary to use three bit-line pairs for the CAM tag bits. The C.cells, T.cells, and S.cells minimize the for each word are laid out side by side as shown in Figs. 3 Section IV. and 4.

Because a planar technology is used, the area, word-line and bit-line capacitances, power, and cycle time are increased. The area is increased due to the multiplicity of bit lines, word lines, and backup copies. The word-line capacitance is increased since the word line has to traverse at

least three bit lines for each bit. The bit-line capacitance is increased since the bit line has to traverse the backup copies and several word lines and match lines for each word. The increased capacitances have a severe impact on the power and cycle time. These difficulties necessitate a very careful choice of the data cells. The cells used to minimize the severity of these problems are discussed in Section IV.

#### III. BASIC OPERATIONS

The timing sequence is illustrated in Fig. 5. All signals are aligned to the four-phase clocks of the data-flow CPU as shown in the figure. In the sequel, phase I is defined as

WEIGHARA OF ALL DISCHIEF DURT HED DET FOR DATA-FLOW CAT

the time segment from the rising edge of  $\phi_1$  to the rising edge of  $\phi_{(A)}$ . In each of the first two phases, three words from three (possibly different) locations are read out into the three different: ports. Then in phase 3, computed results from the three function units are written into the current and transit cells of the ready/value fields if the interrogative tags match the stored tags. Phase 4 is used to update the data-flow graph by writing new values into the tag and ready fields.


The RAT supports branch prediction and exception handling by allowing SAVE and REPAIR operations. These operations are defined as follows. If a conditional branch is encountered in the instruction stream, the data-flow CPU prodicts the branch to be taken and informs the RAT to save (the save operation) its current data in the transit cells by raising the C2T signal in \$\phi\_1\$ if the CPU later on discovers that the predictions was incorrect, it informs the RAT to recover (the REPAIR operation) the last saved data by raising the transit data into the current cells. Exception handling needs all the savit/REPAIR functions of branch prediction [8]. It also requires that the transit data be copied into the settled cells (in \$\phi\_1\$ with T2S) and that the settled data be copied into the current cells (in phase 4 with \$2C) [8].

#### IV. CIRCUITS

#### A. Cells

1. Value "Triple Cell": The schematic for the value cell is shown in Fig. 6(a) while the microphotograph is in Fig. 6(b). It has an area of 135 mm x58 mm. The value cell has three data storage elements: one pecudo static cell for the C.cell, one dynamic cell for the T.cell (for branch-prediction support), and one dynamic cell for the S.cell (for exception handling support). The READ/Wartz operations are: a one-port (one of three available ports) conventional Warte to the C.cell, a three-port conventional READ from the C.cell, and a one-port (one of three available ports) associative warts to the C.cell and the T.cell. The save/REPAIR operations are: a current-to-transit SAVE, a transit-to-current REPAIR, and a settled-to-current REPAIR.

The C.cell is implemented as a pseudo-static cell for two reasons. The first reason has to do with the high bandwidth requirement of the RAT. To save area, the traditional "bit-line pair" cannot be used to implement the three-port RAT. Instead, a "single-bit-line" approach has to be used. Although the single-ended cell used by Stewart and Dingwall [11] is compact, it was rejected to avoid the complexity of using boostud word lines. READ and wratter operations are performed on the C.cell by directly controlling the feedback path in the cell. The REFRESH signal is kept high during a READ operation while it is taken low for warte operations. Keeping the REFRESH signal high protects cell data during READing while taking it low allows a contention-free warte. Therefore, the C.cell be-






Fig. 6. (a) Value "triple-cell" achematic. (b) SEM microphotograph of the value cell after stripping the passivation layer.

haves like a static RAM cell for READing and like a dynamic RAM cell for warring. Since the bit lines are shared by the C.cell and the T.cell to save area, there is a grave danger of a meak path between nodes (1) and (2). The sneak path is blocked by ensuring that the word lines of the T.cell are low throughout the READ operation. In conclusion, the pseudo-static technique permits the implementation of the RAT as a three-port memory with three single bit lines rather than three bit-line pairs with substantial savings in area, but without paying the price of using boosted word lines.

The second reason for using the pseudo-static cell has to do with the REPAIR operation. The REPAIR operation is

essentially a warrs operation. But a warrs operation is easier to carry out with large peripheral circultry than with cell circuity if the memory complexity (area, power, etc.) must not be prohibitively large. This is because the warre buffer increases the completity of the memory by O(n) (where a is the memory dimension) since the warra buffer is shared by all the cells of each column, while any REPAIR circuitry increases the complexity by  $O(n^2)$  since it must exist in each cell of the array. If a static cell had been used, there would have been a lot of contention during a REPAIR operation from the T.cell or from the S.cell. First, this contention means that the T.cell, the S.cell, and the REPAIR pass transistors (Ml. and M2) have to be large for the REPAIR operation to be successful. Second, the contention leads to high power dissipation and high peak currents with the attendant inductive noise problems. The need to carry out the REPAIR operation in all the cells of the core (992 cells) at once compounds the above two contention-related problems. In the RAT value cell, the REPAIR operation is carried out by keeping the REFRESH signal low while T2C or S2C is raised high. In this way, the contention between the current and backup parts of the cell is avoided.

Only one of the backup cells (the T.cell) interacts with the external world. Dymanic cells are used in the backup section for area and simplicity reasons. (A pseudo-static version had to be used in the current part to avoid the complexity of providing REFRESH.) The use of dynamic cells for the backup section also prevents contention during the save operations. In the T.cell, a full one cannot be written because all the pass transistors attached to node (2) are NMOS transistors. This problem, which is execurbated by the body effect, leads to static power dissipation. The M3 transistor is used to minimin this problem. The M4. MS inverter is necessary for logical correctness. The dynamic S.cell does not pend REFRESH since the CPU design guarantees that its value is used within 1 ms. The REFRESH for the T.cell is initiated by software with no hardware cost. Normally, after an average of five instructions, branch prediction is made and the T.cell is written into from the C.cell. If a branch prediction has not taken place in a reasonable time (1 ms, say), the compiler inserts an artificial branch in the code to force a current-to-transit SAVE, thereby REFRESHing the T.cell.

2. Tag "Double-CAM Cell": The schematic for the tag cell is shown in Fig. 7(a) while the microphotograph is in Fig. 7(b). It has an area of 135 µm×88 µm. The tag cell has two data storage elements: one pseudo-static cell with three tag comparators for the C.cell and one dynamic cell with three comparators for the T.cell (for branch-prediction support). The READ/WRITE operations are: a con-port (one of three available parts) conventional WRITE to the C.cell and a three-port conventional READ from the C.cell. The associative operations are: a three-port tag comparison with the C.cell and the T.cell. The SAVE/REPAIR operations are: a current-to-transit SAVE and a transit-to-current

NOT REAL OF MAIN PARTY CONCURS. VIL. 24 NO. 1, FRENCH 1990

THE ROUTE OF THE PARTY CONCURS. VIL. 25 NO. 1, FRENCH 1990

THE ROUTE OF THE PARTY CONCURS. VIL. 25 NO. 1, FRENCH 1990

THE ROUTE OF THE PARTY CONCURS. VIL. 25 NO. 1, FRENCH 1990

THE ROUTE OF THE PARTY CONCURS. VIL. 25 NO. 1, FRENCH 1990

THE ROUTE OF THE PARTY CONCURS. VIL. 25 NO. 1, FRENCH 1990

THE ROUTE OF THE PARTY CONCURS. VIL. 25 NO. 1, FRENCH 1990

THE ROUTE OF THE PARTY CONCURS. VIL. 25 NO. 1, FRENCH 1990

THE ROUTE OF THE PARTY CONCURS. VIL. 25 NO. 1, FRENCH 1990

THE ROUTE OF THE PARTY CONCURS. VIL. 25 NO. 1, FRENCH 1990

THE ROUTE OF THE PARTY CONCURS. VIL. 25 NO. 1, FRENCH 1990

THE ROUTE OF THE PARTY CONCURS. VIL. 25 NO. 1, FRENCH 1990

THE ROUTE OF THE PARTY CONCURS. VIL. 25 NO. 1, FRENCH 1990

THE ROUTE OF THE PARTY CONCURS. VIL. 25 NO. 1, FRENCH 1990

THE ROUTE OF THE PARTY CONCURS. VIL. 25 NO. 1, FRENCH 1990

THE ROUTE OF THE PARTY CONCURS. VIL. 25 NO. 1, FRENCH 1990

THE ROUTE OF THE PARTY CONCURS. VIL. 25 NO. 1, FRENCH 1990

THE ROUTE OF THE PARTY CONCURS. VIL. 25 NO. 1, FRENCH 1990

THE ROUTE OF THE PARTY CONCURS. VIL. 25 NO. 1, FRENCH 1990

THE ROUTE OF THE PARTY CONCURS. VIL. 25 NO. 1, FRENCH 1990

THE ROUTE OF THE PARTY CONCURS. VIL. 25 NO. 1, FRENCH 1990

THE ROUTE OF THE PARTY CONCURS. VIL. 25 NO. 1, FRENCH 1990

THE ROUTE OF THE PARTY CONCURS. VIL. 25 NO. 1, FRENCH 1990

THE ROUTE OF THE PARTY CONCURS. VIL. 25 NO. 1, FRENCH 1990

THE ROUTE OF THE PARTY CONCURS. VIL. 25 NO. 1, FRENCH 1990

THE ROUTE OF THE PARTY CONCURS. VIL. 25 NO. 1, FRENCH 1990

THE ROUTE OF THE PARTY CONCURS. VIL. 25 NO. 1, FRENCH 1990

THE ROUTE OF THE PARTY CONCURS. VIL. 25 NO. 1, FRENCH 1990

THE ROUTE OF THE PARTY CONCURS. VIL. 25 NO. 1, FRENCH 1990

THE ROUTE OF THE PARTY CONCURS. VIL. 25 NO. 1, FRENCH 1990

THE ROUTE OF THE PARTY CONCURS. VIL. 25 NO. 1, FRENCH 1990

THE ROUTE OF THE PARTY CONCURS. VIL. 25 NO. 1, FRENCH 1990

THE ROUTE OF THE PARTY CONCURS. VIL. 25 NO. 1, FRENCH 1990


THE ROUTE OF THE PARTY CONCURS. VIL. 25 NO. 1, FRENCH 1990

THE RO

(b)

Fig. 7. (a) Tag "double-CAM-exil" schematic. (b) SEM microphotograph of the tag ocil after stripping the passivation layer.

The pseudo-static cell was used to implement the tag C.cell for the same reasons that justified its use for the value C.cell. The tag cell had to be implemented with bit-line pairs to allow a complete logic comparison with an external tag. (Fortunately, the total area cost is bearable since only five CAM tags are needed.) The tag CAM cell needs six tag comparators so that both the C.cell and the



## A 128K×8 70-MHz Multiport Video RAM with Auto Register Reload and 8×4 Block WRITE Feature

RAY PINKHAM, MEMBER, IEEE, DONALD RUSSELL, ANTHONY BALISTRERI, TROY H. HERNDON, DANIEL ANDERSON, ASWIN MEHTA, THANH NGUYEN, NGAI HUNG HONG, MEMBER, IEEE HIROSHI SAKURAI, SEISHI HATAKOSHI, AND ANDRE GUILLEMAUD

Abstract — An 80-cs. 1-Mbl multiport video RAM (VRAM) can be organized at 128 K x8 or 256K x4. Uninterrupted settal data streams of 70 Mbl are achieved by combining pithleting and interleaving techniques with an intervally triggered automatic memory-to-replace transfer methods and the 10 RAM bandwidth is enhanced by a black startic status which can write an analyse of our ordinate advanced by a black startic status which can write at many as four ordinate advanced by including an on-city warraper-bit iterature has been reparted by including an on-city warraper-bit iterature has been reparted by including an on-city warraper-bit iterature and an extended mode of operation to simplify its one in a wider range of systems.

#### 1. Introduction

THE MULTIPORT video RAM (VRAM) was introduced in 1983 [1]. It featured a 64K×1 random access port-feoipled-to's 256×1 serial access port for providing data to a graphics display. In 1985 256K devices were introduced [2] and were organized as 64K×4. write per bit and real-time data transfer from memory to serial register represented enhancements over the 64K device and became standard features for VRAM's. VRAM devices at the 1-Mbit density organized as either 128K×8 or 256K×4 suffer from the fact that they are two to four times deeper than 64K devices, yet the data in the RAM must still be processed and updated in the same general time period. The need exists for higher bandwidth on both the serial and random access ports to achieve low-cost, high-resolution graphics display systems. The 1-Mbit VRAM described herein can be organized as either 256K×4 or as 128K×E and contains features that can provide this higher bandwidth. Fig. 1 shows the evolution of VRAM devices from the introduction of the 64K VRAM to current 1-Mbit devices.

Manuscript received April 5, 1988; revised May 23, 1988.

R. Pirkham was with Trax Instruments Incorporated, Houston, TX
70031. He is now with Inora Microelectronics, Santa Clara, CA 9500

D. Russell, A. Balsstern, T. H. Herndon, D. Andresen, A. Mehta, T. Nguyen, N. H. Hong, H. Sakurai, S. Hatakohi, and A. Guillemaud are with Teats Instruments Incorporated, Houston, TX 77051

[EEE Log Number 8822301]




Fig. 1. Evolution of VRANT

#### II. PIPELINED SERIAL ACCESS OPERATION

The device features both serial input and serial output operation. During serial output mode. 70-MHz uninterrupted serial data streams are achieved by combining a pipelined and interleaved architecture with an internally triggered automatic memory-to-register reload feature. Fig. 2 shows a block diagram of the serial architecture. The pipeline is divided into two stages as shown. The first stage contains the serial counter and decoder which select the next two bits (even and odd address) to be output to the serial data lines (designated SE and SO). The serial data lines are the inputs to the second stage of the pipeline. The second stage of the pipeline is interleaved, accepting both the even and odd bits from the serial data lines into an isolation latch within the first 1/O MUX, and then alternately selecting first the even and then the odd bit for serial output on successive serial clock cycles. While the odd bit is selected for output, the first stage of the pipeline decodes the next even/odd pair and transfers their data to the serial data lines. The data arrive at the first I/O MUX but are prevented from overwriting the previous data in the isolation latch by pass enable PSN being low. On the subsequent even clock pulse. PSN goes high and the data bits flow into the latch with the even bit flowing directly to the output. PSN is then reset by the falling edge of the




Fig. 2. Block diagram of the serial architecture

even clock pulse. Included in Fig. 2 is the serial clock waveform describing the operation of the pipeline.

The serial counter is a 9-bit ripple-type counter. Since the serial access is pipelined, there is no need for the extra logic required to construct a slightly faster synchronous counter. The counter is assembled by connecting the complement output, of each stage to the true clock input of the next stage. The toggle bits operate in two phases. Both true and complement outputs from the previous stage are fed to the inputs of the toggle bit, except for PTOG 0 which has the serial clock as inputs. Fig. 3 shows the schematic diagram of the serial counter bit. The first phase of the toggle operation begins when a low-to-high transition occurs on the true output of the preceding stage. This loads the master portion of the toggle bit from the toggle latch and sets up the bit to toggle. On the high-to-low transition, the load of the master is disabled and the toggle latch is overwritten by the complement input going high and pulling one side of the slave to ground.

The pipeline is controlled by operating the least significant bit (PTOG 0) of the serial counter 180° out of phase with respect to the other bits in the counter. This is accomplished by reversing, the true and complement outputs of PTOG 0 at the input to PTOG 1 via the toggle MUX. The toggle bits will toggle when a low-to-high transition occurs at the clock input. Thus, when an odd address is selected, PTOG 0 will go high at the input to PTOG 1 because of the toggle MUX, and the counter will increment on the odd address and prefetch the next two bits. Fig. 4 shows an oscillograph of the 70-MHz performance under typical operating conditions with one cycle expanded to highlight serial access time.




Fig. 3. Schematic diagram of serial counter bit

In serial output operation pipelining is responsible for doubling the data bandwidth. In serial input operation, however, pipelining creates difficulties in synchronizing the input data to the proper serial address. For this reason, the pipeline is defeated by "unreversing" the outputs of PTOG 0 via the toggle MUX. Nearly the same bandwidth is achieved as in serial output mode since the critical path to write a bit in the data register is roughly the same as the first stage of the pipeline when operating in serial output mode.

Moreover, pipelining introduces difficulties when loading the data register from the memory array while maintaining continuous serial output. When the new data are loaded into the data register, the new start address is also loaded. The new bit must then be sent directly to the





Fig. 4. Oscillograph of 70-MHz multiport VRAN


output since the second stage of the pipeline is empty. In order to resolve this, the pipeline is defeated during the first serial clock cycle after the memory-to-register transfer and the first two bits of data flow all the way into the isolation tatch with the proper bit being read at the output. Since the address for the first bit comes from a tap address latch which present the counter, there is no time lost waiting for the counter to ripple to the next address making the 70-MHz data stream truly continuous.

making the 70-MHz data stream truly continuous.

Fig. 2 also shows a "mick" toggle counter with corresponding delay logic. Since the normal serial counter is of the ripplethrough type, spurious outputs from each stage during the ripplethrough could cause the decoder to activate the wrong address momentarily. During serial input mode, this could cause data to be written to the wrong location. To remedy this, the MTOG counter contains toggle bits which duplicate the delay of the PTOG counter. The MTOG counter is preset to all ONE's before each persinent-rising redge of the strain and counter. Writte enable to the serial data register is defeated until the ONE-to-ZERO transition is detected from the highest order mock toggle bit. MTOG 8. This indicates that the PTOG address has become valid.

#### 111. AUTO REGISTER RELOAD OPERATION

Earlier VRAM devices featured "real-time data transfer" or "midline load" from momory to register. This feature is intended to permit a continuous serial data stream during the reload of the serial data register from the memory array. During high serial frequency operation, the use of this feature becomes extremely difficult to implement. This is due to the tight timing constraints during the reload cycle, particularly between the serial clock and the transfer enable (TRG) control inputs. Fig. 5 shows the traditional method of reloading the data register with continuous serial data output. The rising edge of TRG initiates the actual data transfer in the midline-load cycle. It must occur at the proper time between successive serial clock pulses in order to transfer the data to the serial register and properly synchronize the new data to the appropriate serial clock. To rectify this problem, this device includes an automatic register reload feature which internally detects when the last bit in the data register has been output and









Fig. 6. Logic and timing for auto reload feature.

asserts its own internal transfer signal to allow new data to be loaded into the data register. Fig. 6 shows the logic and timing for the nato reload feature. Some time previous to accessing the last bit in the serial data register, the auto register reload cycle is initiated. Control is similar to standard VRAM's except that an additional special function pin, DSF, has been added and is held high on the falling of RAS enable  $(\overline{RE})$  to distinguish auto register reload from normal register reload. When the auto register reload condition is detected, the VRAM sends a transfer



ILLE POURMAL OF SOLID-STATE CIRCUITS, VOL. 23, NO. 3, OCTOBER 1988

TABLE I SPECIAL FUNCTION TRUTH TABLE

â	E MT LAT		1	
120	i	B	D3F	PURTUES
•	•	1	2	ומיפשו השפו נו פונענא
•	1	0	3	ומינטשת ומונגנשו נו חומפו
•	•	•		MUD MEDITING METONS
┍	ī	•	0	FOR MILE STEE
ī	1	1	1	COLO COLOR RECESTOR
ſ.	1	•	•	CLOS WATER GROWINGS
F	•	1	1	BLOCK HATTE DEDUTING SATTE FOR BUT DUBLED
ī	,	·	•	HOMEL REALISTIT SPORTISH, WHITE POP BUT STEEDED
ŀ	•	2	•	MORNIL REALPHONT SPENTING MITT FOR ALT DUALED




Fig. 7. Epecial function block diagram.

Fig. 8. Walte-per-bit comparison: (a) conventional method, and (b) improved method.

busy handshake signal  $(\overline{XFB})$  back to the processor to block all memory cycles until the transfer has been completed. The rising edge of  $R\overline{E}$  is also deleated internally until the transfer has taken place. The ATRG pulse is synchronized to the internal operation of the serial clock circuitry, allowing it to occur at the optimum time between clock pulses and eliminating the need for external control. Once the transfer has occurred,  $\overline{XFB}$  goes back high and control is returned to  $\overline{RE}$ .

#### IV. BLOCK WRITE OPERATION

To facilitate faster updating of the bit-map memory the four selected through the random access port, this device is equipped with an 8×4 block warre mode. This feature allows color ables the warre to fill patterns to be written to multiply memory address locations in every column-address cycle. Fig. 7 describes four columns can the operation of the block warre mode. An 8-bit data pattern is loaded into an on-chip register using standard DRAM warre cycle timing but holding the special function pin (DSF) high on the falling edges of RE and CE.

This signals to the device that the destination for writing and polygon fills.

the data on the DQ pins is to be the color register instead of an address in memory. During future writte cycles, the user can choose between normal warre and block warre operation by holding the DSF pin low or high, respectively, on the falling edge of CE. If block warts mode is selected, the contents of the color register can be written to any subset of four contiguous column address locations in memory. A 4-bit address mask is applied to the even DQ pins on the falling edge of the later of W or CE. These four bits replace the two least significant column addresses A0 and A1. The six high-order addresses A2-A7 select a group of four contiguous columns. The mask data applied to the DQ pins act as individual WRITE enables for each of the four selected columns: DQ0 being high enables the WRITE to the lowest order column, DQ2 being high enables the WRITE to the next column, DQ4 to the next, and DQ6 to the highest order column. Any combination of the four columns can be written with the contents of the color register. The block WRITE can also be used with the WRITEper-bit feature to permit masking by memory plane as well. Thus, a fourfold improvement in bandwidth can be achieved during color fill operations such as window clears

TABLE

Dresmit Stigo	1250 1 8 (743)
	256 s 8 Ser (a)
Technology	CREAL COLD MINE, COURSE STYLE
	poly/molgrate, sample tovel
	setal, trench capaziter cell
Design Ruses	§ But
Cell Size	7 See + 3 See
Ore Stre	5 >= 1 13 5m
New Access Time	124
Serval access fine	100)
me testatten bets parts!	42a4 .
me - las baseopl	7 5e6 "

#### V. EXTENDED WRITE-PER-BIT OPERATION

Previous generations of VRAM's incorporated a warreper-bit feature for writing to selective data inputs of the VRAM device while defeating the warre operation to the

other(s). One consequence of this feature as implemented on previous devices is that the warre mask controlling which inputs are to be written had to be supplied during every warre cycle and was strobed into the device on the falling edge of RE at the same time as the row address. This made it difficult to utilize the warre-per-bit capability in systems with common address and data buses as well as forcing the user to store the warre mask for use in multiple warre cycles. This VRAM improves upon previous generations of VRAM's by ellowing the warre mask to be loaded using standard DRAM timing as described in Fig. 8. Loading the warre-per-bit mask is accomplished similarly to loading the color register except that DSF is held low on the falling edge of CE. Once the warre-per-bit mask is loaded by either method, it is latched on chip and can be used on multiple memory warre cycles. Also, the user is free to choose between using the stored warre

mask, storing a new warre mask for use during the current cycle, or unconditionally writing to all data inputs, by selective control of WE and DSF on the falling edges of RE and CE. Table I summarize all of the special function cycles described herein with their control sequences. Fig. 9 is a block diagram of the logic unit that generates the control signals for the VRAM functions.

#### VI. TECHNOLOGY

The VRAM is fabricated in a 1-pm CMOS technology using double-level poly/polycide, single-level metal, and trench DRAM storage capacitors for high noise immunity. Table II lists the key physical, technological, and performance features. Fig. 10 is a block diagram of the entire chip showing both the random and serial ports. A die-photo highlighting the key areas of the device is shown in Fig. 11.



Anthony Ballimeri was born in Heidelburg.
Germany, in 1962. He received the B.S. degree in
control of the contr

Mr. Balisteri is a member of Sigma Phi Delta.

#### ACKNOWLEDGMENT

The authors would like to thank T. Yoshimatsu and S. Morinaga for their diligence in processing the wafers; E. Kameyama, Y. Komai, H. Gotoh, and C. Perrin for their assistance in characterizing the devices; and J. O'Hare, K. Hara, D. Buss, and F. Miu for providing the support and guidance without which this device could not be possible.



Troy H. Herndon was born in Dallas, TX. on October I. 1942. He received his education at the University of Texas. Artington, and at military technical schools.

technical schools. He joined Texas Instruments Intersportered, Housen, TX. In 1966 and worked in the MOS Section, Semiconductor Research and Development Laboratory, Store then be has been associated with MOS military programs, CMOS, design automation, high-speed MOS static RAM, and multiport memories. He is currently working on 4 and 16-Mbit dynamic RAM devices. His instructs are in VLSI chip layout and CAD/CAM development.

Land the state of the state of

#### REFERENCES

R. Pinkham, K. Guttaş, and M. Novak, "Vidro DRAM exerb at fast praphics," Electron. Des., pp. 161-171. Aug. 18, 1931.
 S. Ishinotto, et al., "A 256K dual port, memory," in ISSCC. Des. Tech. Papers, Feb. 1935, pp. 38-39.



Ray Pinkham (STI-MTR) graduated from the University of Illinois in Champaign-Urbana in 1978 with the B.S.E.E. degree and did graduate study at the University of Houston, Houston, TX, in the area of computer and microprocessor

TX. in the area of computer and microprocessor architecture.

He joined Texas Instruments Incorporated MOS Memory Group in Houston, TX, in 1973 where the worked on the development of a 4K VMOS static RAM. From 1978 to 1982 he worked on the design of high-performance NMOS 4K and 16K static RAM's From 1972 to August of 1978 he was the Draign Manager for the first multipoort video RAM, the CMOS 256K x1 and 12KX x8 CMOS video RAM's and was involved with new proticer defination. In August of 1978 he joined lances Microelectronics in Sains Clara, CA, where he currently is the MOS Memory Design Manager. MOS Memory Design Manager.

Mos Mosery Design Manager.

Mr. Pinkham is a member of Tau Bets Pi and Ets Kappa Nu.



Deaded Anderson is from Silver City, NM. He received the Certificate in Electronic Engineering Technology from Albuquerque Technical-Vocational Institute in 1979 and is currently working toward the B.S. degree in decurical engineering as the University of Houston, Houston, TX.

In September of 1970 he poined the MOS Memory Division of Texas Instruments Incorporated, Houston, TX, where he served as a Design Technicism in the NMOS static RAM area until 1932. He there worked as a designer of high-speed in the development of the first wider RAM, the TMS4161, in 1933. He has designed circuity for the 236K and 1-Mbit video RAM projects and holds two patients related to video RAM architecture. He is presently a Circuit Designer for the Military Static RAM program.



Dorald Russell is from Lexington, KY. He re-orived the B.S. druppe in electrical engineering froat the University of Kentucky. Lexington, in 1982.

He joined the MOS Memory Division of Texas Instituments Incorporated, Houston, TX. in 1984 of 1982 where he worked as a state RAM and dynamic RAM Product Engineer. In 1984 he served as a Design Engineer on the TMS41-1. From 1985 until the present he has worked as a Cincuit Designer in the Advanced Memory De-



Assin Mehte was born in India in 1959. He received the B.E. degree in electrical engineering from Bangalore University in 1033, and the M.S. degree in electrical engineering from Louisiana

degree in electrical engineering from Lountains State University, Batton Rover, in 1973. In 1976 he joined Texas Instruments Incorpo-rated, Houston, TX, as a Design Engineer with the 1-Moit Video RAM Group where he worked on portions of the serial interface circuity. Since 1977 he has been involved with the design and development of high-speed 256K families of



Thanh Nguyen is from Saigon, Vistnam.

He joined Texas Instruments Incorporated in the MOS Water Fabrication Group in Houston, TX, in 1930 as a Process. Technicks. In 1932 be joined the 64K, Video RAM Design Group as a Layout Designer. He has since worked on the chip design of the CMOS 236K video RAM and is currently supporting the 1-Moit video RAM.



Hiroshi Sakurai was born in Miyagi-Prefectore, Japan, in 1946. He received the B.S. degree in 1968 from Tolkhold huntimes of Technology. He pointed Texas Instruments Japan in 1977 as a Process Engineer. He is currently working in the MOS Memory Division as Process Manager at the Miho Plant.



Seithi Hatakoshi was born in Kagoshima-Prefecture in Japan in 1849. He received the 8.5 degree from Kytasa lastinute of Technology in 1976.

After graduation, he worked in the Bipolar Product Engineering Group at Texas Instancents Japan Hiji, until the poined the MOS Memory Product. Engineering Group, Miho Plant, in 1931, He is currently working as Product Engineering Manager of ASIC memory devices (VRAM and FRAM) covering laser probe



THE PARTY

Ngai Hung Hong (M'RO) received the B.S.E.E. degree from the University of Nebratha in 1974 and the MILE.E. degree in material science from the University of Texas at Abudia in 1976.

He joined Texas Imtruments Incorporated in 1976 as a Univent Design Engineer working on 674 kg manie RAM devices. From 1870 to 1976 be was erepossible for the design and development of the 258K dynamic RAM product family. Currently he is the Manager for the design and development of the 1-Mile video RAM and the high-speed 256K static RAM for military applications.

Mr. Hong is a member of Eta Kappa Nu and Sigma Tau.





Andre Gelliemand was born in Victoria, B.C., Canada, in 1962. He received the B.K.E.E. degree in 1964 from Gorazga University in Spokane. WA. He is currently studying for the M.B.A. degree at Houston Baptist University, Houston, TX.

In 1984 he began working for Texas Instruments Incorporated Microprocessor Division in Houston, TX, and prined the MOS Memory Division in 1960 as a Product Engineer with the Viday RAM Group.

A MERKULTERA

## A Memory-Based High-Speed Digital Delay Line with a Large Adjustable-Length-

HANS-JÜRGEN MATTAUSCH, FRED MATTHIESEN, JUTTA HÄRTL. REINHARD TIELERT, AND ERWIN P. JACOBS

Abstract — A new concept for a dipital deby line with an arbitrarily adjustable length is presented. The concept is based on a dynamic diversariation cell memory with pointer access and offers high operating frequency, large lenklikes length, and low power dissipation. The adjustable deby requires only a small overhead for control high. An experimental chip with 60K transisters, which stilling this concept, has been bulk in a 1.5-pm CMCD totaloning. The adjustable delay ranges from 1 to 40th-wide data word. Correct operation of the olds has been verified for clock frequencies in the range of 3 kHz to 30 MHz. Therefore the circuit is satisfable for mile as well as video applications.

#### I. INTRODUCTION

N THE FUTURE more and more fields for the appli-IN THE FUTURE more and more fields for the appli-cation of modern electronics (e.g., digital communica-tion networks, factory automation, office automation, consumer electronics) will be governed by processing digital duta streams. Often these data streams are split into parts. which are processed separately. Afterwards usually synchronization is necessary, because different latencies occur in each processing unit. On the other hand, data must often be delayed deliberately, e.g., for the purpose of building correlations. A delay circuit, which is adjustable within wide boundaries and applicable to a wide frequency range, would be useful for all of these applications.

A recent paper [1] describes the realization of an adjustable delay circuit with a mixed shift register and CCD approach. Application is, however, restricted to the audio range. Another paper [2] describes a memory-based concept. However, the main purpose here is not the adjustable delay, but the easy application to a number of tasks in the field of consumer electronics. Thus the overhead for control circuitry is large and programming of the delay is complicated. Standard circuits which operate up to video frequencies offer only a small programming range and usually have a high power dissipation.

Manuscript received July 2, 1987; revised September 18, 1987, The authors are with the Research Laboratorics. Siemens AG: Munich, /est Germany. IEEE Log Number 8718034. 'For example, TRW pair TDC 1011, with a delay of three in eight jock exclos.

In this paper a memory-based concept for an arbitrarily adjustable, digital delay circuit and an experimental CNOS chip are presented. The basic idea of our solution is to replace the data shifting as in shift registers or CDD solutions by the shifting of a pointer to the word lines of a three-transistor cell memory. Only a small percentage of the data is also shifted in order to ensure simple control circuitry for the programmable delay. We achieve a solution which simultaneously offers a high operating frequency, a wide range of possible delays, and a low power dissipation. The delay of the circuit is simply de-termined by a binary-coded delay programming word. The experimental 60K-transistor chip can be adjusted in length via a 12-bit programming word to realize any delay from 1 to 4096 clock cycles for a 4-bit-wide data word. Correct operation has been verified in the range from 3 kHz to 30 MHz. Thus the circuit is suited for audio as well as video applications.

#### IL. MEMORY ORGANIZATION


Our circuit concept utilizes a three-transistor memorycell array, where rows are accessed cyclically by a clockdriven resettable pointer [3].

Fig. 1 shows the three-transistor cell. It has independent word lines for read select and for write select and also independent bit lines for reading and writing. The information is dynamically stored on the gate of a storage transistor. All three transistors are of the n-channel type. A precharge to, say, 5 V is necessary prior to each read access, because the cell can only discharge the read bit line.

The structure of the three-transistor cell allows a READ and a WRITE operation in the same clock cycle. In the first half of a clock cycle data stored in the cell can be read out via the read bit line, and in the second half of the clock cycle new data can be written in via the write bit line. while at the same time the read bit line is precharged to 5 V. Thus high-speed operation of the three-transistor cell memory can be achieved.

Since the read bit line is directly discharged by the cell via the read select transistor, a large output signal is

0018-9200/88/0200-0105\$01.00 ::1988 IEEE






Fig. 2. Organization of the memory field. Each S., represents a ment ory cell and each A; an amplifier circuit.

available. This makes simple sensing circuitry possible. The cell can be easily built in a standard CMOS logic process and therefore it can be integrated with other logic circuitry. The memory organization used for the delay-line concept is depicted in Fig. 2. The three-transistor cells are denoted by Si, and are arranged in n rows and m columns. Connections to read and write select lines are drawn on the top of each cell. Connections to the write bit lines and read bit lines are drawn on the left and right side of the cell, respectively. Row select lines run horizontally, bit lines run vertically. Bit-line interconnection is realized in such a way that the read bit line of each column is connected via an amplifier A, to the write bit line of the following column. Thereby the complete information in an addressed row can be read out in the first half of a clock cycle to be presented at the m data outputs. Then in the second half of the clock cycle it can be written into the same row again, but shifted to the right by one column.

HTT HOUSING OF SOLID-STATE CIRCUITS, VOL. 23, NO. 1, 1 DELIGHT 1993

New input data are wired to the write bit line of the first column and therefore are written into the first storage location of the addressed row.

The pointer consists of n dynamic shift-register stages. The row select signals are generated from the intermediate nodes of each shift-register stage. The first two stages of the pointer are depicted in Fig. 3. One additional transister in each stage serves to reset the pointer. The nonoverlapping two-phase clocking scheme for controlling the pointer is illustrated in Fig. 4. Between the dashed lines a reset operation is assumed to occur. The three additional signals  $R_0$ ,  $R_1$ , and  $R_2$  are necessary for proper control of the reset

#### III. CONCEPT FOR THE ADJUSTABLE DELAT

In this section we will explain our concept for the arbitrarily adjustable delay. A 1-bit-wide data word is assumed for the sake of simplicity. The extension to a k-bit-wide data word is straightforward.

Fig. 5 shows a schematic representation of the memory organization, described in the previous section. Cell locations are represented here by squares. These squares are arranged in n rows and m columns. On the left side of Fig. 5 the pointer is indicated. The specific row, which is activated by the pointer, is indicated by an arrow.

The pointer, initially reset to the first row, advances cyclically from row to row. In the first n clock cycles the first n data bits are written into the storage locations of the first column. Then in the clock cycle n+1 the pointer returns to the first row. The memory is organized in such a way that the data stored in the addressed row are read out first and then written in again, shifted to the right by one column. Thus data bit number l'is thifted now to the second storage location and data bit number n+1 is written into the first storage location of the first row, Data in the other rows are processed in the same manner as the pointer advances from row to row. Each time that the pointer addresses a row, previously written data are shifted one column further to the right and a new data bit is written into the first storage location of that row. Thereby a data flow is established from the left side to the right side of the memory field. Each data bit stays in the row it was written in first and is shifted one column further to the right in every ath clock cycle. After a given number

$$D = (i \cdot n) + j, \quad 0 \le i \le m; \quad 0 \le j \le n-1 \quad (1)$$

of clock cycles the left memory part, separated by the bold line in Fig. 5, is filled with data. The index l here gives the number of completely filled columns and the index l gives the number of used storage locations in column l+1.

Fig. 6 shows the status of this pair of the memory after D clock cycles in detail. Circles indicate data written into the memory and numbers inside the circles give the sequence of writing. Data written in the first n clock cycles appear here at the right edge. The pointer has advanced to row number j+1. The first j rows have been addressed








Fig. ). Pointer circuity




Fig. 4. Pointer control signals.

#### umns. The largest possible delay

$$D_{max} = n \cdot m \tag{2}$$

is given by the total number of memory locations. Extension of this concept to a k-bit-wide data word is simply achieved by repeating the memory field of Fig. 5 k times. All of the k memory fields are accessed in parallel by just one pointer.

#### IV. EXPERIMENTAL CMOS CIRCUIT

A block diagram of our experimental CMOS circuit is shown in Fig. 7. This circuit serves or a delay line for a 4-bit-wide data word with a programmable delay between 1 and 4096 clock cycles. There are four main functional units, namely the memory field, the pointer, the multiplexer, and the control logic.


The memory field has 256 rows and 64 columns of three-transistor cells and is divided into four identical blocks of 256 rows and 16 columns, which are accessed in parallel by a common pointer. Each of these blocks is responsible for the delay of one bit of the data word. Incoming data bits are directly routed to their corresponding blocks in the memory field, where they are connected to the write bit lines of the first column. The outputs from all columns and also the incoming data bits are routed to the multiplexer, where static preselection of the two relevant columns and dynamic switching between these columns takes place. The multiplexer consists of four identical blocks, which are controlled by the same control signals. Each block is responsible for one bit of the data word. The multiplexer itself in combination with the input and output pad circuitry realizes a delay of one clock cycle. In case a delay of one clock cycle is selected, the memory field is not used and incoming data are directed via the multiplexer to the output pads.

The control logic generates the control signals for the multiplexer and the pointer. Inputs to the control logic are

one time more than the others, so that data have also advanced one column further. The step by one column which appears in the filled memory portion between row j and row j+1, has be to considered for the adjustable delay.

We now introduce an extraordinary reset of the pointer to the first row and continue cyclic operation for the next D clock cycles. Data will then cross the right edge of the memory part shown in Fig. 6, exactly in the same sequence as it was written into the memory and exactly D clock cycles after it was written into the memory. Thus for any given delay of data  $D = i \cdot n + j$ , only the read bit lines of column i and i+1 are relevant. The correctly delayed signal appears on the read bit line of column i+1 when the pointer addresses rows 1 to f. It switches from column i+1 to the read bit line of column i when the pointer advances from row j to row j+1, where it stays while the pointer addresses rows j+1 to n. When the pointer returns to row I again, the correctly delayed signal switches back to the read bit line of column i+1. In the special case f=0, the correctly delayed data appear only on the read bit line of column /.

Therefore in order to realize a delay D, the two relevant neighboring columns i and i+1 can be preselected statically. Dynamic switching, according to the pointer position, is only necessary between these two preselected col-



an external reset signal RS:T, a 12-bit delay programming word D, and the external clock CLK. Fig. 8 shows a block diagram of the structure of the centrol logic. The main components are an internal clock generator, a 12-bit counter, a 12-bit comparator, and a reformatting unit.

The clock generator generates from the external clock CLK a nonco-riapping two-phase internal clock and all control signals for the pointer including the pointer reset. The reset of the pointer to the first row of the memory field is synchronized with the reset of the counter to zero. Both resets are derived either from the external reset RST or an internal reset, which is generated by the comparator, when the counter status is equal to the delay programming word D. The external reset serves the initialization purposes. The internal reset corresponds to the extraordinary reset needed by the delay-line algorithm as explained in the previous section.

The generation of the static and dynamic multiplexer control signals has to be adapted to the special organization of the memory field, in our experimental circuit there are 256 rows and 16 columns reserved for the delay of 1 bit of the data word. In this case (1) is written as  $D=i\cdot256+j$  ( $0 \le i \le 15$ ,  $0 \le j \le 255$ ) and the important numbers i and j in our algorithm are given by the upper 4 bits and the lawer K bits of the 12-bit delay programming word D, respectively.

The reformatting unit is responsible for generating the static multiplexer control signals by which the two relevant columns of the memory field are preselected for a given delay D. It decrements the delay programming word D to account for the delay of one clock cycle incorporated in the multiplexer and takes the upper 4 bits of the result to preselect column i of the memory field. Furthermore these upper 4 bits are incremented by 1 to preselect column

ı+1. "™Tne comparator in combination with the counter is responsible for generating the extraordinary pointer reset and the dynamic multiplexer control for switching between the two preselected columns i and i+1. Since the counter and the pointer to the memory field are synchronized with every reset (internal or external), the counter status represents the position of the pointer. In particular, the lower 8 hits of the counter give the number of the row which is addressed by the pointer and the upper 4 bits of the counter give the number of circular passes of the pointer along the rows. Thus the extraordinary reset can be derived from the comparator when the counter status is equal to the external delay programming word D. Since column i + 1 has to be selected when the pointer is located between row 1 and j and column i has to be selected when the pointer is located between row j+1 and row 256, the comparator switches to the selection of column i when the lower 8 hits of the counter are equal to the lower 8 hits of D and witches back to the selection of column i + 1 when the lower & bits of the counter are equal to 0.

A photomicrograph of the experimental circuit (Fig. 9) demonstrates the attangement and area consumption of the different units. The memory field is split into two




Fig. 9. Photonicrograph of the experimental CMOS chip.

TABLE I HABACTERISTICS OF THE EXPERIMENTAL CMOS CIG

BASIC CREATERISTICS OF THE ELFERNANCE CHICACATA		
Technology:	double-well CMOS	
Effective channel length:	l.4 pm	
Gase oxide:	22 am	
Gate level:	polycide	
Mctallization:	two levels. 6-a m prich	
Overall area:	2) 6 ppm	
Transistors:	60K	
Delay:	1-40% clock excles	
Word length:	4 bits	
Clock rate:	3 kHz to 30 MHz typically	
Power supply:	5 V	
Power dissipation:	260 mW at 30 MHz	

halves by the pointer and occupies most of the chip area of 21.6 mm<sup>2</sup>. On the other hand only about 10 percent of the chip area is used for the control logic and the multiplexer. The chip operates reliably in the frequency range from 3 kHz to 30 MHz. The basic characteristics of the chip and its technology are summarized in Table 1.

#### V. CONCLUSION

A new concept for a digital delay line with a large arbitrarily adjustable length has been developed and verified by the design and fabrication of an experimental CMOS chip. The concept is based on a three-transistor cell memory with pointer access to the rows of the memory field. A special algorithm for pointer operation and a specific interconnection between columns of the memory field are utilized for the adjustable delay. The concept is characterized by the following advantages:

- low power dissipation in comparison with shift registers or CCD solutions, because clocks do not have to be distributed to all storage units and only a small percentage of the data has to be shifted;
- 2) small area consumption and high operating speed, because of the three-transistor cell, which allows a READ and a WRITE operation in the same clock cycle;

3) small overhead for control circuitry, because of the pointer-controlled mercory access and the built-in data flow in the memory field; and

4) inputs are directly wired to write bit lines in the memory field, so that no input address decoding is necessary.



Free Marthines was boro in 1935 in Brake, Germany. He received the Dipl-lag, degree in electrical engineering in 1948 from the Technical University of Hannows, Germany, Since 1948 he has been with the Research Laboratorics of Sermens AG, Manich, Germany, Currently he participates in the integration of a video coder for ISDN. His special interess are in design for restability.

#### ACKNOV/LEDGMENT

The authors are indebted to our process development group as well as our fabrication group for their contributions. Further thanks are due to B. Zehner and M. Schöbinger for valuable discussions.



Juna Harti was born in Braumchweig, West Germany, in 1962. After graduating from high school in 1982 she got her professional education at the Stement Technical School, Munich, West Germany,

Since 1994 she has been with the Renearch Laboratories of Siemens AG, Munich, where she is concerned with layout, sesting, and signalisation of latentical consists.

#### REFIERENCES

- M. Prigrom and H. Termeer, "A 32 bbit variable length shift register for digital audio application." in ESSCIRC Drg. Tech. Papers, Sept. 1916, pp. 31-40.
   S. Maissmont, I. Nakagara, K. Kondo, and N. Kojima, "A video signal processing 20 on 32 x1 multifunctional memory." in ISSCC Drg. Tech. Papers, Feb. 1972, pp. 186-187.
   B. Zehner, H. J. Maturusch, "Matuhisen, Telerit, and H.-J. Graller," A CMGS VLS dr.; jue tilering of TV pictures in two discressions." IEEE J. Solds-State Covers, vol. SC-21, pp. 791-807, Oct. 1976.



Reinhard Tielers was born in Stolp, Germany, in 1945. He received the Dipl. Pys. and Dr. Ing. orgress from the Ruin-Universitäl Bochum. Bochum. Germany, in 1972 and 1978. respectively. From 1973 to 1977 he was a Research and Texthing Assistant at the Ruin-Universitäl Bochum. where he was moving of the development of gigabit dectronics. Since 1978 he has been with Stemens AG. Munich. Germany. There he worked in King on Corns and device modeling of advanced MOS structures, including the development of a two-dimensional process simulative. Later he worked in the design of VLSI and communication electronics. He is currently leading a group of design engineers in the field of ULSI DRAM desclopment.



Harr-Jürgen Martenich was born in Harrim, Germany, in 1952. In 1977 he received the diploma in physics from the University of Dornound, Germany, From 1979 to 1981 he was at the Man-Planch-Institut for Solid-Sixte Research in Stutturn, Cormany, in 1981 he received in Stutturn, Germany, in 1981 he received doctor degree in physics from the University of Stuttgan. His distortation work was un the theoretical degreeation of the electronic system of retical description of the electronic system of

reacts description of the exercise system of sections of Section of Last SRAM's and generators for macrocible in semi-castion design systems, as well as in the integration of a video creder for ISDN.



Erwis P. Jacobs was born in Munich, Germany, on August I, 1939. He received the Diploma and the Drum and degree from the Technical University Munich in repertively.

From 1970 to 1971 he worked to an Assistant Professor as the Institute of Physical Chemistry of the Technical University Munich, in 1972 he joined the Semens Research Laboratories. Munich Cermany, and was involved in the physics of the St surface and later in process development of nonvolvable MNOS memory devices. Since 1970 he has been empaged in advanced CMOS process design.

Dr. Jacobs is a memb., of the German Physical Society.

CALL AND A

#### A First-In, First-Out Memory for Signal Processing Applications

#### NICK KANDPOULOS AND HELL I. HALLENBECK

Abirrert -- This paper describes the design and implementation of a First-lin, First-Out (FIFO) memory for signal processing application. The FIFO design allows concurrent input and output of data, both operation requiring one check period each. The design is based on d. p. NSION technology and operates with a 8-Villa check. The length of the FIFO is programmable, resolving to ministram data studie-forcing times, for applications not requiring the trid length of the memory. A bull-in test scheme incorporated in the design makes the functional servicesion of the FIFO easy and it gives the memory sizes self-testing expedition during operation. The memory sizes is 128 bytes and occupies 113 mm silicon area. Memories of larger sizes are easily obtained by curculaing FIFO chips.

#### 1 INTRODUCTION

A First-In. First-Out (FIFO) memory is a read/write device that automatically keeps track of the order in which data is entered into the memory and reads the data out in the same order. The memory functions like a parallel-in parallel-out register whose length is always exactly equal to the number of words shared.

The most common application of a FIFO is as a huffer memory hencers us objustal devices operate at the same data rate, it is not always possible for both us be operated synchronously. The FIFO provides the necessary data buffering to achieve synchronization, which is a requirement for many signal processing systems [11, 12]. It has been shown that a FIFO memory can be used for data shuffling during the computation of Fast Fourier Transforms (FFT) [3] and a FIFO can be untired in array processor structures [41].

A problem associated with the use of FIFO memory is data latency, that is, the time for the data to ripple through the FIFO's stages. If the FIFO is interfaced with a processor, the processor's throughput can'be lowered lifther FIFO's data-latency-lishin-perthan the data processing time. There are two cases where this situation can develop. The first is when the processor performs an operation and requests new input data faster than the time it takes for the data to ripple through one FIFO stage. The second and more common event, is when the processor performs iterative computations (i.e., FFT) on an input data record of N samples provided by a FIFO with R stages, where  $R \times N$ 

The first case can only be accommodated by designing the FIFO with a data ripple rate faster than the computational rate of the processor. A solution to the problem imposed by the second case is offered here by designing a FIFO with programmable length. There are two implications due to this capability First, the same memory can be used for signal processing applications, with different input requirements without experiencing data latency; and second, if only part of the memory length is utilized, the power consumption is lower because the unused portion is not clocked and, therefore, does not dissipate dynamic power.

A very important aspect of the FIFO architecture is the design for testability scheme used to ease the functional testing burden




Fig. 1 Logic design of the FIFO storage and control sections




Fig. 2. The generation of the control signals C. S. (1 = 1.128)

at minimal cost, and at the same time used to give some self-testing capability to the FIFO. The signals generated during self-testing are available output signals and they can be used to achieve fault tolerance at the system level.

#### II THE FIFO DESIGN

The legic design of the FIFO is shown in Fig. 1. All the signal terms used in the discussion concerning the FIFO design are illustrated in this figure. The C<sub>i</sub> (i = 1,····128) signals are provided by the decoder which is driven by the address specifying the desirable FIFO length for a given application. The decoder also drives the "bat-set" circuit that provides the S<sub>i</sub> signals which only enable the operation of the FIFO control within the selected sonly enable the operation of the FIFO control within the selected FIFO length, Fig. 2 illustrates the generation of these signals. The kingth of the FIFO is selected before data is stored in the FIFO Data words are stored in 128 right-bit register connected so the output of one feeds the input of the next. The operation of the FIFO is performed by checking each register independently so that data can be selecturely shifted through the register. Each register shifts i dependently based on the output of the cross-

come from an incompression on a take like

Manuscript received Whither J. 1994, record April 22, press. Document of the Section of Expert Section Business of the Section Business Records to the Park No. 2006. [Business Business Section 1994, No. 2006.]

Marie Carlos and the second of
•
attached to the state of the st
PR1 MARY
10etb
101
Mile
901
<u></u>
<u> </u>
41:10-41-40-
*Mrs =
Fig. 3. Timing disastant for 3-FIFO NAME.

coupled HOR gates associated with each register which determine

whether or not that register contains valid data [Fig. 1).
Initially the FIFO is reset and there is no data stored in it. The FULL(j) (j=1,...,128) bits are all reset to "0". When the LOADEN signal becomes "1", an 8-bit data word can be entered LOADEN signal becomes "1, as soon task work can be entered into the first register and the FULL-0 bit is set to "1", indicating that valid data is present in the first register. The FULL-1 bit of the second register is "0" and this causes it to continually monitor the FULL-0 bit of the first register booking for a "1". When the data is stored in the first register the control sees the and generates a SHIFT-1 pulse which shifts the data from the first register into the second, sets the FULL-1 bit to "1" and resets the FULL-0 bit. The same process is repeated until the data arrives at the 128th register. At this point only FULL-128 (OUTPUT READY) is set to "I", the others having all been reset as the data was shifted into the next register.

As soon as the data moves from the first register to the second,


the FULL-0 bit is reset to "0". A new data word can now be shifted into the first register. The new data shifts through the registers as long as their FULL him are "0". Eventually the data reaches—the register immedities, preceding the one containing data, stores itself in that register since no further shifting is possible, and the process is repeated until all data words are entered.

When the UNLOAD line on the output goes "high", it causes the FULL-128 his to erset indirating that the 128th register is empty. The next to the last word is shifted into the last register and the "0" on the FULL-128 line (OUTPUT READY) makes back toward the FULL-0 as the data words move down one register. This process can continue until all data has been shifted out of the FIFO. When the last word has been read, the FULL-128 (OUTPUT READY) bit remains "0" indicating that there is no data available at the output.

This scheme allows the reading and writing of data to occur completely independently. Data can be written into the FIFO as rapidly as one write per two excless after the LOADEN line exp high". A timing sequence example for a three word FIFO is shown in Fig. 3.

The amount of time required for the first data word to ripple through the registers has been defined as data latency. The data latency can be computed by multiplying the clock period by the shift register stages. Since the length of the FIFO is programmable, the data latency is minimized for applications needing less than 12K input data samples

In addition to the control signals required for the FILO's peration, the SHIPT-0 (INPUT READY), FULL-128 (OUT-



PUT READY) and CASCADE signals are also provided as outputs along with the 62 phase of the clock, thus making the synchronization and interfacing of multiple FIFO thips simple, therefore allowing the configuration of FIFO memories of any size. Fig. 4 illustrates how FIFO chips can be cascaded to obtain memories longer han 128 stages. In the case of two chips, FIFO-1 can be programmed to any length, while FIFO-2 is programmed to its maximum length. The CASCADE output of FIFO-1 and the INPUT READY output of FIFO-2 are not used.

#### III. FUNCTIONAL VERIFICATION AND SCI.I-TEST


Functional verification assures that data is stored preperly and ripples properly through the FIFO stages. The functional verification is largely aided by the FIFO length programmability capability. This gives direct controllability to the inputs of the internal FIFO stages. a desirable testing feature. Using this capability during functional verification testing, the FIFO design can be checked stage by stage, starting with stage 128. In case a faulty stage is identified, active probing is used to define the fault at the transistor or interconnection level.


A self-test circuit is incorporated in the FIFO design to detect malfunction of the control section of the FIFO during the data ripple-through operation. This circuit monitors the consecutive representation operation. Into circuit monitors the consecutive storage of data in the storage unit. It is composed of a 128-bit shift-right/left register and a 128-bit comparator. The signals C, (Fig. 1) are used from the shift register and the signals S, (Fig. 1) are used to enable the

appropriate comparator stages.

When a word is loaded into the FIFO, the shift register shifts a "I" into the first bit location. This is a shift-right operation which is repeated every time a LOAD operation takes place. When data is stored in the FIFO, the FULL signal of each of the storage is stored in the FIFO, the FOLL signal or each or the moraga-registers that contain data is "high" (Fig. 1), and the comparating compares the FULLs lines of the FIFO with the Q lines of the 128-bit shift register (Fig. 5). If the two quantities are not equal, the comparator outputs a "1", indicating an error. In case of an error, the circuit is reset and the LOAD operation is repealed.

In the case of an UNLOAD operation, the shift register will shift-left a "U" and a comparison will be made. If 128 words are loaded into the FIFO before UNLOAD takes place, the shift register will contain 128 "I"s and the shift-left operation will not have any effect. To ower this special case, an extra hit is added to the 128-bit shift register (i.e., 129th bitt, and this hit is always "I". If the LOAD and UNLOAD operations occur concurrently, the shift register does not shift left or right because the number of words remaining stored in the FIFO does not change. The logic design of the shift right, left register and its control circuitry as well as the design of the comparator are illustrated in Fig. 5. The VDD (i.e., power supply) connection to the shift register input provides the right bilt of "I", while the VSS (i.e., ground) provides the left-duft of "0". The control signals for this circuit are the same signals used for the operation of the FIFO (Fig. 1).





#### IV CYNORIANCE AND FLATINGS

The FIFO memory chip can store up to 12% byte. The chip occupies 18.5 mm of silcon area, dissipates approximately 5(8) mW of power when its full length is utilized, and it is mounted in a standard 25-pin 1019 (dual-infline package) package. The loading and unloading of the memory require one clock cycle for each operation and are synchronized with the clock which is provided by the S-MHz on-board clock generator. Consecutive reads or writes can be performed as fast as one per two chell cycles. The two operations are independent of each other and they can occur simultaneously. The memory outputs are in-stated

The FIFO design is based on 4 a NMOS technology with rather conservative layout rules. Faster access times can be anticipated by implementing the same design using CMOS technology or using NMOS with smaller geometries.

The memory can interface directly with MOS or TTL technologies, having a driving capability of 25 pF. Fig. 6 illustrates a microphotograph of a prototype FIFO chip.

#### V. CONCLUZIONS

In many signal processing applies tons, there is a need for data buffering between machines operating asynchronously and for data shuffling in FFT-like operations. The FIFO design presented in this paper is an ideal solution to these problems. Its senied in this paper is an inclusion to tocke problems. In implementation utilizes a control scheme that makes the variation of its length possible upon user request, thus resulting in the minimum possible data latency for a given application. Its access time of 125 as along with its capability for concurrent read and write operations and its self-test features, make this chip a print control of the a print proposition and its self-test features, make this chip a print. candidate for a wide range of signal processing applications.

#### REFERENCES

- HEFRENCES

  (1) C Setts, "Self-Timed VLSI Systems," in Proc. of Caberb Cool on 1/LSI, pp. 343-347, Jan 1979.

  (2) D Hillman, "Institigetal belief recencies last procursors and alon-perphenals," Electromer. Sept. 1930.

  (3) N Kampendes and P. Hannon, "On the architecture of a pergrammable, high performance seaff-obj-FFF processor," in Proc. 10th European Cool on Management (EUROMICRO), pp. 119-125, Aug. 1934.

  (4) L I-channes et al., "Towards a formed treatment of VLSI arrays," in Proc. Caberb Cool, on VLSI, pp. 171-394, Jan. 1931.

  (5) M R Burne and C. A Media, "Bi-brand timer product processors in VLSI," in Proc. of Caberb Cool, on VLSI, pp. 131-194, Jan. 1931.

  (8) Girld, and T Budly, "Parallelium on FFT harbears," IEEE Translands Lies transcents, vol. Au-21, pp. 5-16, Feb. 1973.

Model Reduction of Two-Dimensional Discrete The A Systems

#### E. I. JURY AND K. PREMARATNE

-In this paper the one-dimensional (I-D) reduction method o Mannour is extended to reco-dimensional (2-D) discrete sys term. It is found by counterexample that contrary to the I-D case, stabili is not guaranteed. for the reduced model, to general. However, guaranteed for the reduced model if the original system is (1) the original system is of the separable type; and/or (2) the original system is of the separable type; and/or (2) the original system is of the separable type; and/or

- nd vertically propagation t critons, i.e., a lib-le system. Several examples are given to illustrate the reduction procedu effect on wability.

#### . I. INTRODUCTION

For realization, control, or computational purposes, it is usually desirable to be able to represent a high-order system by a lower order model. The fast development and use of small computers and processors in the design, analysis, and implementation of dynamic systems increases the impenance of such

Managing in over December 12, 1984, revised September 6, 1985. The authors are with the Department of Electrical and Computer E. 1984. University of Marin, Creal Gables, 41, 1912a. IEEE Log Symbol 90(20).

CONTRACT OF ASSERBLESSON OF CLARK LEEE

# A 32-kbit Variable-Length Shift Register for Digital Audio Application

MARCEL J. M. PELGROM, MEMBER, 1858, AND HENK A. H. TERMEER

Abstract — On this chip dynamic shift registers (DSR's) are combined with high-density switch-parallel-sartal charge-complet-device (SPS CO) memory blocks in order to obtain a switchable chair of delay blocks with delay values that are powers of 2. The shift-register length can be adjusted from 17, to 32 767, clock periods. The trait-off between the delay implementations is presented. A detailed description of the SPS COD is given. The delp has been realized in a 3.5 pm NRIOS process with CCD option.

#### L INTRODUCTION

THE successful introduction of digital audio equipment has stimulated the development of digital audio data processing with a view to implementing new features or enhancing the existing othes [1]. One of the most powerful improvements is the possibility of using (large) delays. Features like reverberation, compression, and scratch suppression can only be realized if the audio signal is delayed for several tens of milliseconds. This requirement corresponds (at 44-kHz sample rate, 24 bit/sample, stereo) to four to eight memory units each ranging from 1 up to 32 kbit. The first-in/first-out shift register is the most common organization of the memory units.

Fig. 1(a) shows the global setup of a digital audio signal processing unit with random access memories: The RAM's require an extensive control system in order to combine the RAAD-MODIFY-WRITE cycles of all the memory blocks at the required speed. The RAM controller is either a special-purpose IC or part of the digital audio processor chip. Its functions are address generation, which is limited to incrementing for a delay function, and input/output formatting. This configuration leads to pinning, packaging, part count, and PCB complexity problems.

In the setup of Fig. 1(b), serial memories of variable length are used. The total data exchange of the processor with the memory is the same, but the address generation is replaced by a simple control line which is used to organize the memory to the fequired format, thereby dispensing with the memory controller.

In this paper a serial memory is presented which can be used in the configuration of Fig. 1(b). The basic elements of this serial memory are dynamic shift registers (DSR's)

Manuscript received October 1, 1986; revised December 9, 1986. The authors are with Philips Research Laboratories, MONIA Findhoven, The Netherlands.

IEEE Log Number 8613298.




Fig. 1. Digital audio signal processing units. (a) Conventional actup and (b) using serial memories.

and charge-coupled devices (CCD's). The requirements of this serial memory and its structure are presented in Section II. Section III deals with the delay implementation. The CCD configuration with clocking and input and output circuits is explained in Section IV. Finally a summary of the measurements is presented.

#### II. GENERAL STRUCTURE

As CCD technology has proved its vehice in video special-purpose memories [2] where the inherent serial character is an advantage, this technology is the obvious candidate for the creation of an audio serial memory. The basic requirements are that such a memory should:

- a) be organized as a variable-length shift register up to 32 kbit;
- b) be 1/O and control compatible with the serial interface of the audio processor (the bits of each sample are put in series in order to make data transport more efficient);
- c) have a shift speed from 0.5 up to 2.1 MHz (= 2×24 ×44 kHz).
- d) have a 5-V power supply, and TTL compatible input and output.

The variable-length shift register has been realized as a combination of binary-weighted delay elements (Fig. 2). The input signal (in serial format) is clocked into the memory structure under control of the rising edge of the shift clock. It is transported by means of a chain of

0018-9200/87/0600-0415\$01.00 +>1987 111111;

A STATE OF THE PROPERTY OF THE PARTY OF THE





Fig. 2. Block diagram of the variable-length shift register.

switches and pipeline flip-flops F. The first and the last flip-flops are directly coupled to the external shift clock, and the intermediate 15 flip-flops are clocked by derived pulses. The inherent delay from input bondpad to output bondpad is therefore 17 shift clock periods.

The switches can alter the signal flow. If one or more switch is activated the signal has to pass through the associated delay section(s). The delays of the 15 sections have values that are powers of 2:1,2,4,...,16 384. Any desired delay in the range from 17 to 32 767 shift clock periods between input and output can be realized. For the proviously mentioned shift clock frequencies this delay corresponds to a maximum time delay of 16-64 ms. In fact a maximum delay of 32 784 clock pulses can be obtained, but the required number in the coefficient register is between 0 and 16. This situation is only used for testing purposes. The order of the delay sections in the chain is not important except for the first section. This section is always filled with the input data, and a reconfiguration of the switches will not affect its contents. The largest delay section is therefore first in the chain, and correctly delayed data are now available within half of the maximum delay time after reconfiguration

The position of the switches is controlled via the coefficient register and a subtract-by-17 circuit. The latter circuit corrects the inherent delay of the 17 pipeline flip-flops. Usually the coefficient register is loaded through a relatively slow serial control bus.

The memory structures on the chip require a clock scheme that has eight periods within the shift clock period. As most digital audio systems provide a (synchronous) master clock that runs eight times as fast as the shift clock or faster, a start/stop clock generation circuit has been chosen for this chip. The positive shift clock edge starts the clock generation, which is stopped after eight master clock pulses. The resulting synchronization problem occurs only in the clock generation circuit, which decides whether to run or not. In the switch chain, where there are two interfaces between flip-flops clocked by the shift clock and the master clock, derived stock pulses with sufficient margins have been used. Alternative solutions like multi-vibrators or phase-locked loops either suffer from parameter variations or do not cope with irregularities in the shift clock.



#### IIL DELAY SECTION IMPLEMENTATION

The 2.5-µm enhancement/depletion NMOS process allows the implementation of three types of shift registers: static flip-flops, DSR's, and CCD's. For the memory blocks on a 32-kbit chip, only the DSR cells and the CCD's have acceptable power and area consumption.

The DSR cell has been implemented in a six-transistor four-phase structure (Fig. 3). At the beginning of the shift cycle all clock lines are low and all nodes are isolated. Cock  $F_i$  loads node 1 to a voltage one enhancement threshold less than the maximum clock voltage.  $F_{1a}$  will go high at, or after, the rising edge of  $F_1$ , but should remain high for a defined period after the falling edge of  $F_1$ . Now node 1 may discharge to the low level of  $F_1$  if the input voltage is sufficiently high. After the first half of the clock cycle the shifted information (inverted) is stored on node 1. The same procedure is repeated with  $F_2$  and  $F_{2a}$  to complete the bit shift. This shift-register cell has the advantages of a relatively small area (20×50-µm pitch) and no de power consumption. The effective capacitive load of this cell is 40 fF for both F, and F2, and 15 fF for F1, and F2. At 1-MHz clock frequency one shift-register cell consumes 0.55 µA. The shift speed of the DSR is determined by the clock generation; charging the nodes via the diodeconnected transistors requires (with 2.5-pin gate lengths) only a few nanoseconds. The lower frequency limit is determined by leakage current. The isolated diffusion areas pick up leakage current from the substrate or from generation processes at the locos edges where the diffusions touch the channel stop implantation. At leakage current levels of 100 nA/cm2 (90°C), the lowest bit shift frequency would be 1 kHz, which is better than the lowest frequency for the CCD's.

PELGROM AND TERMIER: 32-KBIT VARIABLE-LENGTH SHIFT REGISTER





Fig. 4. The basic CCD shift-register structure. Solid lines indicate the surface potential at low clocks. Dotted lines are for active F<sub>1</sub> and charge level under F<sub>1</sub>.

The voltage restrictions on power supply and substrate voltage are determined by the effective node voltage. Although the influence of the substrate voltage on the threshold voltage (body effect) is small, a wide operating margin should be maintained. Apart from easy application, the operating margin is required because the internal substrate potential may vary significantly due to the large capacitive coupling and the considerable substrate resistance. The safety margin (defined as the additional node voltage before reading erroneous information can occur) for a discharged node 1 (passing on a zero) presents no problem, because it equals the transistor threshold voltage minus bootstrapping effects of the following stage. Basically the safety margin for passing on a ONE is determined by the quantity  $V_{eq} = V_{eq} - 2 \cdot V_{eq}$ , where it is assumed that the clock swings from ground to the power supply voltage and V, is the threshold voltage of the enhancement MOST (about 1 V). Some loss in Vert is suffered due to the capacitive feedthrough of the clock pulses (in a proper layout mainly determined by gate-diffusion overlans) and to the residue charges after switching off the clocked transistors. An appropriate choice of geometry is necessary. The lower boundaries for proper operation will be determined by equating  $V_{eff}$  to the required safety margin. The upper boundaries are determined by physical and technological limits, like breakdown, reliability, etc.

The third memory technology (CCD) makes use of an n-channel surface CCD technology. The basic CCD cell is formed by two gate layers with a built-in potential barrier (Fig. 4). The first polysilicon storage gate is identical with the standard enhancement MOST. The barrier gate (with threshold voltage  $V_G$  of about 4 Y) is created by an implantation under the second gate (aluminum) which has a gate coude that is two and a half times the gate oxide of the first layer. The CCD is clocked with a two-phase nonoverlapping clock, identical with the F1 and F2 clocks of the DSR. The use of these clocks allows easy adaptation of the input and output circuits of the CCD to the DSR timing, thus simplifying the logic design. The pitch of the gates is 8.5 µm. In a single-line shift register (with twophase clocking) two stages are needed per bit. Together with interconnection lines for the gates, one bit in a ningle-line CCD would require 17 × 30 µm2, which is only half of the DSR cell.

In the serial-parallel-serial (SPS) structure, the well-known interlacing and ripple clock techniques (e.g., [3]) can be used, which reduce the urea and power consumption considerably with respect to the single-line CCD.






Fig. 5. Comparison of three delay implementations (a) Area versus the block size. (b) Power distipation trade-off at 1-MIR shift frequency.

Some area overhead has to be taken into account for more complex wiring, input and output shift registers, circuits, etc. The maximum SPS block size in this design is 4096 bits. See Section IV for a detailed description.

Fig. 5(a) compares the areas of the DSR, the single-line CCD, and the SPS CCD block (with the above-mentioned structure) as they are in the final chip as a function of the memory block size.

The power consumption of the SPS CCD block is composed of the dynamic dissipations of the fast input and output shift registers, and the slow parallel registers and the de dissipation of the input and output circuits. Based on a 4-kbit block the de current is 360  $\mu$ A, which incremented by 0.02  $\mu$ A/bit at a bit shift frequency of 1 MHz. A comparison with the single-line CCD and the DSR is made in Fig. 5(b).

The area advantage for the single-line CCD exists for only two of the required delay sections; it has no region with a power consumption advantage. This structure has been rejected for the chip design. The crossover point between SPS CCD blocks and DSR is at 400 bits for the area comparison and at 680 bits for the power dissipation comparison. This limit and the fact that a 512-bit SPS CCD block turned out to break the regularity of the layout led to the decision to implement the delay sections from 1 to 512 bits in shift-register technology and to design larger delays with 1-, 2-, and 4-kbit SPS CCD blocks.

The power supply restrictions in the CCD structure of Fig. 4 require the surface potential of the second-layer gate at  $V_{ed}$  to exceed the surface potential of the first-layer gate at ground potential. The first-order approximation for the lower boundary of the power supply shows that  $V_{ed} - V_{r2} + V_{r}$  must be positive. As the second-layer threshold has a body-effect factor that is roughly 2.5 times the first-layer hardy-effect factor (mainly due to the gate-natide difference); the variation of  $V_{ed} - V_{r2} + V_{r}$  as a function of the substrate voltage is in the same range as the variation of  $V_{eff}$  in the DSR. The restrictions on  $V_{eff}$  and on the substrate voltage for the basic CCD cell and the DSR cell warrant the expectation that their combination in one chip

- The Contractor

will allow sufficient margin for supply variations. Moreover, the clock generation can be shared and the data interface between the two shift-register types presents no problems. The DSR and CCD do not match with respect to process variations. The second gate level in the CCD is formed by means of an additional implantation and oxidation; their variations will be independent of the first gate level and the enhancement transistor.

#### IV. CCD MEMORY IMPLEMENTATION

In the general survey of the audio serial memory some considerations have been presented with respect to the design of the CCD blocks. Further elaboration includes three distinct parts of the design: the SPS structure, the clock generation, and the input and output circuits.

#### A. Serial - Parallel - Serial Suructure

The gate structure of the SPS memory block is given in Fig. 6. At the top and bottom the serial input and output registers are shown. Each storage well in the serial input register is connected via a parallel channel to the corresponding storage well in the cutput register. The serial and parallel channel gates have been implemented with the barrier gates connected to the storage gates and are driven with a drop clock system [3]. Alternatives in a two-gatelayer technology are push clocks and four-phase clocking. In both cases the charge has to be stored under gates with a low-impedance connection to the positive supply voltage in order to avoid charge spillover due to capacitive coupling to the adjacent gates (especially in the ripple clock system). In an NMOS technology a low-impedance connection to the positive power supply is hard to realize: bootstrapping wide enhancement devices requires large capacitors and low leakage depletion devices, whereas a solution with large depletion loads increases the power consumption. The drop clock approach offers less charge storage, but can be made less vulnerable to capacitive coupling. Moreover the charge storage capability does not depend on the positive power supply.

The shift operation in the serial register allows only half of the wells to be filled. The parallel registers are therefore loaded by shifting in two lines of data which are interleaced: the first data line is transferred to the parallel channels if all odd-numbered storage wells are filled, and the second data line is transferred if all even-numbered wells are filled. A dump drain on the serial output channel sinks the leakage current that is collected after parallel transfer.

The transport mechanism in the parallel channels is a ripple clock system [3]. The decision to use a four-phase ripple clock was made after considering the consequences for area and power consumption. Increasing the number of clock phases reduces the SPS block area, but requires more wiring and drivers. The power consumption is determined by CV<sup>2</sup> for a low number of clock phases and by the driver dissipation for a high number of clock phases. Fig. 7




Fig. 6. The SPS structure. The active area and the polyalison gates (dashed lines) have been indicated in the lower part of the parallel channels the aluminum gates have been indicated as well (thin lines). The signal parage convenient to Fig. 9.




Fig. 7. Power disappation and area of the ripple system version number of ripple phases. Data are given for a 4-kbit block and for an input shift brequency of 1 MHz.

shows the power consumption and the area of the ripple gates and the ripple circuits and wiring per 4-kbit block using typical process parameters as a function of the number of ripple clock phases, The effective area is 103 µm²/bit for a four-phase ripple.

Just before the output serial register the charge packets in the parallel channels are deinterlaced: a comb structure, controlled by two second-layer gates, allows the packets in the odd-numbered channels to pass to the output register and delays the packets in the even-numbered channels until the output register is free again. This deinterlacing structure, which resembles an image sensor structure [4], separates the deinterlacing and the parallel-to-serial transfer functions; the transfer pulses do not have to meet any special requirements. No intermediate de gates (e.g., [5]) are needed. The deinterlacing pulses are taken from the ripple clock scheme. An alternative solution to this interlacing structure is charge multiplizing in the parallel pair [4]: in the transfer pulse clocking generator two NOT-AND-OR gates are saved because serial-parallel and parallel-serial transfer occurs only from and to the odd or




Fig. 8. Block diagram of the clock generation. The logic for defining a

the even serial channel wells. However, the multiplex/ demultiplex structures require more space in the SPS blocks and additional clock lines are needed.

The size of the largest CCD block (4096 bit) is determined by the lowest bit shift frequency (0.5 MHz) and the leakage current at the highest operating temperature. Correct charge detection in the SPS output circuit can only occur if the collected leakage current is not disturbing the charge representing the information. An ill-situated well (in the corners near the output) may collect up to eight times the charge of a well in the middle of the matrix. A leakage current level of 100 nA/cm² will introduce charge in a corner well corresponding to 0.1 V on the input gate if the charge is refreshed every 8 ms.

A convenient number of parallel channels is 64, because the 4-kbit block is square (minimum wiring), the clock counters are simple, and the 1- and 2-kbit blocks can be made by leaving out a number of ripple clock seases. In the 4-kbit block 21 ripple clock sections store 63 lines of data. One line of data is invelved in the inpul, output, and interlacing sections. The 20th ripple clock section from the top has a wider gate pitch in order to allow the aluminum gates to be used as parallel connections.

#### B. Clock Generation

The clock generation has been split into four parts: a start circuit and three counters. The start circuit forms the digital derivative of the shift clock. The fast Gray counter generates, on a start input pulse within a sequence of eight master pulses, the serial CCD shift pulses which are also used for the DSR. If no new start pulse is available the counter goes into a waiting state. One pulse of the fast counter drives the intermediate counter which divides by eight. The slow counter finally generates the ripple clock pulses. All three counters are 3-bit synchronous counters, which is a compromise between the propagation delay of an asynchronous counter and the area of a full 9-bit synchronous counter. The Gray-code counters allow derived pulses that do not suffer from glitches, which would cause unwanted transfers in the CCD.




Fig. 9. The ripple, deinterlating and transfer clock pulses. The colarged timing shows the transfer pulses at odd- (o) and even- (c) numbered input lines.

The generation of the transfer pulses requires the combination of pulses of all three counters. As shown in Fig. 8, the coupling pulses that connect the counters have been chosen in such a way that the transfer pulses have sufficient margins with respect to their gating pulses from the slower counters. In Fig. 9 the pulse diagram is shown with details of the transfer pulses for odd and even counts.

It has been noted before that a main problem in CCD's with on-chip clock generation is the clock feedthrough [6]. The unwanted but unavoidable gate overlap in the ripple clock section will couple clock changes on phase R, to  $R_{n-1}$  and  $R_{n+1}$ . The problem is illustrated in Fig. 10(a) and (b), where it can be seen that feed forward of charge can occur. For rising edges there is a simple remedy, which is to change the ratio of the pull-up and pull-down transistors in the ripple clock drivers. However, for the falling edge the pull-down transistor also server eaclamp sistor; colarging the W/L ratio only speeds up feedthrough; the top value remains unchanged. An equivalent circuit for analyzing this problem is shown in Fig. 10(c). It is assumed that the driver impedance is constant and that the internal driver time constants are small with respect to the clock-line charging. The resistance of the active driver differs from the resistance of the clamping drivers. Laplace analysis on the diagram of Fig. 10(c) shows that the expression for the maximum of the clock feedthrough from a switching gate on an adjacent gate is

$$\Delta V = \frac{2V_{dd}}{A+B} \cdot \left(\frac{A-B}{A+B}\right)^{(A-B)/2B}$$

wit

$$A = \left(\frac{R_1}{R_2} + 1\right) \cdot \left(\frac{C_r}{C_0} + 2\right)$$

and

$$B = \sqrt{\left(\frac{R_1}{R_2} - 1\right)^2 \cdot \left(\frac{C_p}{C_0} + 2\right)^2 + 8\left(\frac{R_1}{R_2} + 1\right)}$$




Fig. 10. The ripple clock feeddirungh. In (s) and (b) the problem is depicted, (c) shows an equivalent circuit for the four-phase ripple clock, in (d) the solution is shown, and (c) gives the top value of the clock feeddrough as a function of resistor and expection ratios.

In Fig. 10(e) this formula has been plotted as a function of the resistor and capacitor ratios. If no precautions are taken the resistor ratio equals 1 and the typical capacitor ratio is around 2. In this clip additional clamp transistors have been placed as close as possible to the SPS blocks (Fig. 10(d)). They enlarge the resistor ratio to 10. The significant reduction which is predicted has been experimentally verified (see crosses in Fig. 10(e)) by laser cutting the clamp-transistor connections.

#### C. Input and Output Circuits for the CCD

The charge levels that correspond to both logic levels are determined by the input circuit. The low charge level corresponds in a surface channel device to a small charge





Fig. 11. The input circuit of the CCD.



packet to provide a "fat zero" charge. The high charge level is ideally a safety margin beneath a full well (to allow some leakage current). This means that the high charge level must be derived from the second-level threshold  $V_{I3}$ . This threshold has a high substrate doping dependence, which leads to unwanted charge-packet modulation in the event of substrate potential variations. Therefore both charge levels have been derived from the first-layer threshold.

Fig. 11 shows the input circuit. The ZERO and ONE voltages are fractions of V, determined by the W/L ratio of the transistors. The effective ZERO voltage is 0.2V, and the ONE voltage is 0.9V. Two pass transistors select the level that is applied to the input gate. The charge transfer from the input gate into the channel is facilitated by the chop transistor T. The input gate is pulled back to ground if charge transfer is required. (An alternative solution is bootstrapping the first transport gate.) Note that clock F1 isolates the input section to prevent back flow of charge. If necessary the  $F_1$  sample gate can be bootstrapped to compensate  $V_{12}$ . The  $F_1$  sample gate in the input circuit determines the overall voltage characteristic because Va - $V_{r1}$  must be positive and  $V_{r2}$  must exceed  $2V_{r1}$ , which yields  $4.5 > V_{r2} > 3.0$  V. The output circuit consists of the charge reference generation and the detection circuit. Temporal supply variations have little influence on the input circuit; there is no need to generate the reference charge and the signal charge at the same time and delay the reference charge packet for the same time period as the signal charge packet. A small dual-input CCD line (Fig. 12) accompanies each CCD SPS block. At the two inputs a zero and a ONE charge level are generated, then added and split into equal parts in the charge domain. One reference charge packet is used for detection, the other is destroyed.

The detection circuit consists of the CCD output, a simple amplifier, and the latch (Fig. 13). The CCD sense node is reset at the beginning of a detection cyclo to a voltage just under  $V_{ed} - V_{e}$ . The reset transistor can be driven by a  $V_{ed}$  clock pulse, and need not be bootstrapped.




Fig. 13. The detection directly

#### TABLE

power supply	5 wolt 2 22 mA
: 1	'~3 volt 8 10 pA
I/O levels'	TTL compatible .
eble bres	4.33-3.55 em*
protess	2.5 pis MRDS/CCD
shift freq.	4 MHz
ain, shift freq.	0.8 Mit & 100°Comb.
	0.1 Mitz B 70°C aub




Fig. 14. Chip photograph of the 32-kbit variable-length shift regis

(At unfavorable power and processing conditions bootstrapping close to the unprotected sense node can cause spurious charge injection by parasitic inversion, hot electrons, or charge pumping.) The last gate before the sense node is at the sense-node reset voltage, leaving about one threshold-voltage swing for the sense node. The maximum voltage that a charge packet can induce is therefore limited to  $V_s$ . The purpose of the differential stage is to shift the signal back to  $V_{s,i}$ ; the amplification must be limited in order to avoid overdriving the circuit. The loads of the differential pair serve too as loads for the latch. The charge is put on the sense nodes at the falling edge of  $F_1$ , and the latch is activated by  $F_2$ .




Fig. 15. Schmoo plot of the 32-kbit variable-length shift register.

#### V. RESULTS

The circuit has been successfully processed, and some results are summarized in Table I. Fig. 14 shows the chip and Fig. 15 gives a Schmoo plot at room temperature and 2.5-MHz shift frequency. The dynamic shift register operates above 4 V. The slope in the curve is the substrate influence on the two thresholds. The CCD sections determine the operating margins of the entire chip: at high Vad and low substrate potentials the charge wells are too small for the charge packets, and at low  $V_{44}$  the  $V_{12}$ threshold curve is visible. At 70°C the  $V_{cl}$  curve is slightly lower (0.1 V), which indicates a threshold temperature coefficient of -2 mV/°C.

The chip has been designed with a bondpad layout and power supply wiring that allows the chip to be quadrupled to a 128-kbit device without significant changes.

#### ACKNOWLEDGMENT

The authors wish to thank J. Bergmans and his team for processing the variable shift register and T. van Kessel for his encouragement in designing this chip.

#### REFERENCES

- E. H. J. Persoon and C. Vanderbulcke, "Digital sudio: Examples of the application of the integrated signal proorts of ASP," Philips Teck. Rev. vol. 42, pp. 201–216, Apr. 1986. M. J. M. Pelgrom et al., "A digital field memory for television receivers," IEEE Trans. Consumer Electron., vol. CB-29, pp. 242–250,

- N. F. M. Consumer Electron, vol. CB-29, pp. 242–250, 1983.

  W. F. Kosonocky and K. H. Zaininger, "Applications of CCDs to memories," in Charge-Coupled Devices and Systems, M. J. Howes and D. V. Morgan, Rh. Chitchester, U.K.: Wiley, 1979.

  R. L. Angle, J. E. Carnes, W. F. Kosonocky, and D. J. Sauer, "Tochniques: for its design of high-density high-pered TEI: CCD image sensors," in Proc. Int. Conf. Application of CCDs (Edinburgh, U.K.) 1978, pp. 1/1-12, fig. 9.

  R. C. Varnhmey and K. Ventatawaran, "A block organized 64-kbit CCD memory," IEEE J. Solid-State Circuits, vol. SC-13, pp. 861-687, Oct. 1978.

  Y. Gamou et al., "All TTL compatible CCD memory with CCD clock generation," IEEE J. Solid-State Circuits, vol. SC-13, pp. 881-816, Oct. 1980.



Marcel J. M. Pelprom (M'83) was born in Zevensar, The Netherlands, on September 17, 1952. He received the long degree from H. T. S. Arnhem, The Netherlands, in 1974, and the M.S. degree in electrical engineering from Twente University of Technology, Enschede, The Netherlands, in 1979.

In 1979 be joined Philips Research Laboratorics, Enoflowers, The Netherlands, where he was involved in the design of CCD memorics. His current Interests are in the field of analog integrated circuits and CCD's.



Henk A. H. Termeer was born in Sint Occen-rode, The Netherlands, on Pebruary 29, 1948, He received the degree in electrical engineering from Eindhowen Technical College, Eindhowen, The Netherlands, in 1961. In 1970 he joined Philips Research Laboratories, Eindhowen, The Netherlands, where he is ergaged in electrical engineering and IC design of MOS and bipolar circulu in the Consumer Electronics Group.

#### PRECISION TIVE

# . Anisfer in transport networks using tal crossconnect systems

W.D. Grover and T.E. Moore

Alb. (elecommunications Research Centre (ATRC) 4245 97 Street, Edmonton, Alberta, Canada, T&E 5Y4 (403) 461-3830

ABSTRACT: We describ a technique for process synchronization of the time-sel-day clocks in entererise of Digital Cross-Connect Systems (DCS) in order to exchange the performance of reconfigurable transpart entererise. The method is specifically drived to exploit the fine time resolutions of the carrier signals to which a DCS has direct access. The resulting scheme is a mater-stree, muld-site, implicitly-deby comproments, non-thereurhold time-transfer method with a thermilical practical of any lat times at the carrier rate. In practice, precision is limited by transmissin spon delay asymmetries but residual time errors of under one interestered are predicted. The method is intended for rafe space-wideling DCSs but other DCS properties can be accommodated. Rapplements for DCS equipment cating are given including a greater chevit module for DCS hardware support of this time investor function. The proposed method applies to DCS-or SONET interests and requires no change to the standards. Measurement or improved estimation of characteristic span delay asymmetries in recommended to relias the problements performance estimate. preliminary performance estimate.

L INTROPORTION

I. Introduction

1. Objective and Methysican

Todays synchronous acrossk is at 8 kHz trequency-tocked natwork but not a time synchronous acrossk is at 8 kHz trequency-tocked natwork but not a time synchronous acrossk if 1). Menetheless network-wide the not of time possible synchronous acrossk if 1). Menetheless network-wide the needed of the work is a practical method to achieve mb-microscopic abolitic time synchronization of the real-time clocks is a network of DCS mechines. The work was simulated by recent ECSA TIXL4 committee interest in does synchronizan for SONET [2] for precise accordination of network operations. A previous proposal by Elton [3] it is non-delay-compensated breadtast time distribution scheme [3] which would have residual time cross of 10 to 20 mace, depending on propagation delays.

We proposal a slightly more complex scheme for DCS-bread networks which achieves manter-slave, multi-site, implicitly-delay compensated, non-hierarchical time distantistion using a technique specifically deviced to exploit the fine time-resolution of the carrier signals to which a DCS has direct access. Residual network timing errors used a luses are predicted in practice, and timing errors as low as 20 asce are achievable in the limit.

Sub-sec ilma-of-day synchronization would ensure the co-ordination of simultaneous multi-site operations that rerous live traffic without call-dropping and would minima disruption to data services during dynamic reconfigurations. Precision time information can also improve the capability of alarm-correlation diagnostics by improving ovest time-tamping accuracy. With sub-site nation-wide time-transfer, the reference have specified in future critisar readio systems.

Industria. With 100 nece precision, three cooperating metropolitae into a mobile van within into a mobile van within into a consistence. It is may have application in future critisar readio systems.

systems, 1.3 Classification of Time-Transfer Methods

1.3 Classification of Time-Transfer Methods
To relate our acheme to previously reported methods for timetransfer, we use a classification developed from candidration of
references (4-16) is which systems are considered by these attributes
size one operation to measure propagation delay(s) and a separate
specialton to transmit delay-compensated time, we empire it an
explicitly delay compensating type. In implicitly compensated
schemes the source of reference time informations does not modify
to transmission and no process measures abstants delays to
distribute compensation information to the time receiving dies.

b) Number of elles simultaneously synchronized: A scheme is either multi-node or two-node depending on the basic synchronizing process. Schemes which schize network prochronization by a consecutive series of two-node steps are considered two-node.

multi-node or two-node depending on the basic synchronizing process. Schemes which achieve network synchronization by a consecutive series of two-node steps are considered two-node achieves.

2) Martinal or Master/Slave synchronization: A synchronization scheme may result in alignment of dependent sites to an unmoving reference (master-thow), or tenvergence to a multi-site or an immoring reference (master-thow), or tenvergence to a multi-site synchronization (masters) spectronization.

3) Mitrar-brided or some bistruchtust, we desinguish between a multi-site synchronization scheme that depends on a hierarchy of repeated theo brander operation.

3) Averaging or Direct operation:

3) Averaging or Direct operation:

4) Averaging or Direct operation:

4) Averaging or Direct operation:

5) Present Methods for Time-Transfer

1.1 Present Methods for Time-Transfer

1.2 Indexy gives a classification of methods based on type of delay compensation [4]. Two dominant implicitly compensated methods which he reports [6,7] are both mutter synchronization schemes.

1.2 Dresent Methods for Time-Transfer

1.3 Index gives a classification of methods based on type of delay compensation [4]. Two dominant implicitly compensated methods which he reports [6,7] are both mutter synchronization schemes.

1.3 Dresent [6,7] are both mutter synchronization schemes.

1.4 Other multi-node schemes [3,5] but a also mutual synchronization on a series of two-node synchronization operation to achieve multi-node schemes is a method which does not rely on mutual synchronization of a series of two-node synchronization operation to achieve multi-node simo-transfer. This is a key property of the proposed methods.

1.5 President bro-site (inne-transfer has been responsed unit-node simo-transfer of the satellite time achieve reduces the both of the former are inherently two-the schemes in a subject delay measurement and signal processing interview. Sueffice time-transfer and the donon-bismogener radio scheme to president in achieve major proposed method i

COPYRIGHT ROYALTIES FOR THIS ITEM HAVE BEEN PAID. .

47.2.1.

1544

CH2535-3/88/0000-1544 \$1.00 @ 1988 IEEE

01/10/2001 WED 13:52 (TX/RX NO 88211

-----



# MISSING PAGE(S) FROM THE U.S. PATENT OFFICE OFFICIAL FILE WRAPPER

Page 1545

Quality Patent Documents
2001 Jefferson Davis Highway
Arlington, VA 22202
Voice: 703-418-2777
Fax: 703-418-4777
www.patentec.com
info@patentec.com

(Note: This PATENTEC-generated page is not a part of the official USPTO record.)

Ħ

III. Instribution

J DCS Time-Trensfer Support Ratchard

In Fig. 2 a time-trained card was throw which would interface to a
DCS core using two mormal poor appearances and provides the
burdware and control banchesolop necessary to appeal operation of a
node as a stripe, loop, or butomediate node. The internal architecture
of such a card is showed in Figs. Configuration and control of the subcircuits in Fig. 3 (ii. execution of the protected which schieves immunistic in proceedings of the protected by the Finite Island Machine (FSM) controller
shown in Fig. 7 The hardware in Fig. 3 receives crasse time data such
as year, menth, day, hour, and minute from the DCS Operating.
System (CS). Only seconds and columned time data need be subject
to the precision time-trained mechanism. The support hardware has
two normal bidirectional port appearances to the DCS core. There
are (ripport (a), black)\* (out) and (ripport (a), tipper (out)).
In Fig. 1, the m; and my detectors death the mends in start and
stop the C(i) counter at an intermediate steds I. If a DCS the stiger
sock, the T(i) miniples mescalated with the medic to start and
sloboling the mende on it path. The adout black have the C(i)
there is connected on it path. The adout black have the C(i)
there is connected to the path. The adout black have the C(i)
there is connected to the path. The adout black have the C(i)
there is connected to the R(i) faster and attroduct 2:1 multiplest
per him operation as the beoprotes. In this role, the m, detector
support mobes the local R(i) register to the own R(i) Sender register
for inmediates terral transmission Editoria, mende on the loophoct
path.

13 Requirements on DCS Sperifications

Over triedies home identified a further unknown that could composite to the students.

DCS delay saymen under place progression that could composite to the students.


The students of the students of the students of the students of the students.

N/N Consecumentism. The method preferably aissumes a true space-willching crossement insectionality where the full time-resolution of the treatmentation centric streats is establish to the threatments process. DS-3/3 and SONET crossecuments with STS-1 or STS-3 granularity are emission of the preferred maximuses to support time-transfer but one can adapt the concept to N/X DCS functionality, with some loss of performance, through two approaches a migrate the method to a lower transmission travel to a 3/3 DCS for compile, apply the method as described but at the DS-1 lovel within a DS-3 where the gives DCS provides an apparent space, revicining function.

b) adapt the method to work via everhead fields. This might artise in as 5TS-1 Virtual Tributary (VT) crosscounces which residues VTs only and always reconstructs now oxigining STS-1 rigids. In this casts two carrier-sate space-scribing is not provided. These transfer could be adapted to work in this enversement through recurrition of approxymists path-level [2] overhead in the STS-1 signal format.

Reference Connections The bost DCS thould preferably support bridging connections for conversions scrip at intermediate cooler. However, if a DCS does not providing its own internal bridged ingreal series in the 11 gath and 12 path, providing its own internal bridged ignal sectes.

----



47.2.3.

शिक्षा ४

1548

01/10/2001 WED 13:52 [TX/RX NO 8821]

of Time-Trausfer Hardware

01/18/01

)

B. B. A.F

記事を明り記

حياني Σ

So Path Delea: There is no requirement on absolute path delay for the bott DCS eaching but it is important that there is nominally the DCS eaching but it is important that there is nominally the bottom of the bot

#### IV. PERFORMANCE

IV. PERIORMANCE

4.1 Performance Lettensis

Appendix A thouse that the precision attainable with this method is famined by the net delay perpensarily over the time-transfer path between any particular north and the loop needs. The recitional things securacy is therefore determined by delay symmetries in DCS machines, cross-office cabling, and transmission systems. Equipment delay symmetries have not traditionally been measured or specified in transmission products and are difficult to estimate in a general way. Ovantification of presided field performance is therefore difficult without field measurements to estimate the network-wide variance of delay symmetry in inter-DCS transmission path. Iffice and wander sho constribute a functorarily can penent to path delay saymetries. However, fitter trevels in DS-1 networks are generally well below 1 Unit lateral (UI) glaph. As a placible worst case entirests, assume DS-3 operation and allow 1 U1 mm falter on each span, in each direction in the time-transfer chest. And allow 2 U1 mms delay saymentry in each transmission span. If the delay symmetries are uncorrelated, then the machine span. If the delay symmetries are uncorrelated, then the machine span. If the delay symmetries are uncorrelated, then he machine with the first appendix All a society will be (from Appendix All U1) U1 ms.

I a society will be (from Appendix All U1) unstained to the delay as the state of the first of the delay are transmisted to the delay as the state of the first of the delay are transmission to the delay as the state of the first of the symmetry in each transmission of the first of the delay as the state of the state of

Therefore in \$1.53 network simultaneously synchromizing 19 nodes to a 20th reference node, the residual finding error is, with \$3.5% (2e) probability less than \$74.15 sqn(19)\*223 aue = \$15 nuec. This implies that field precision of under a microsecond should be feasible. Note that the desired using uncertainty and the number of nodes to be simultaneously synchronized can be tradefo-off.

42 Cleard Time-Translate Paths

An interesting extension is to surrange the time-transfer path in a loop by merging the doep and origor sites. For example, in Fig.1 the path could be estanded from node I to node I with node I performing both integer and loop node functions. A closed path can integrate the modal judgme and loop functions. A closed path can integrate the topological pringer and loop functions. A closed path can integrate the country time-of-day reference. All other DCS nodes can then tan simplified hardware to support only the intermediate node role. This step pormits the time-transfer mocas to be performed in both seases of travel of the m-code. It can be thown that this reduces the mixing own residual timing error in a chain of social by a further squitally with experimental purposes in a chain of the incomediate order select the results of the few transfer operations which involved the smallest heal C<sub>1</sub>(t).

V. Sutmant

which involved the smallest local C<sub>1</sub>(t).

V. SCHADLEY

We have described a technique: for high precision distribution of time information is networks of DCS machines. The method was specifically devised to exploit the inherently fine time resolution of the middle curvier signals to which a DCS has direct access. The resulting time-transfer tehens is a manuscrime, multi-rice, implicitly delay componented, non-hierarchical method with as theoretical precision as high as one bit time at the carrier rate. The practical precision of the method is limited by the delay argumentries between appoints directions of the selectist transmission paths. However, a worst case estimate of delay argumentry (nothering piter effects) award case estimate of delay argumentry (nothering piter effects) award case estimate even of under one naturescend should be obtainable. The method is most essily supported by an after opening perfecting and be accommodated through wiraliess on the basic method. A circuit medule for DCS hardware support of the time-transfer function was untilized. Measurement or improved estimates of characteristic span delay argumentrical is recommended to refine the prelimbary performance estimate.

Acknowledgments. The suthers thank i. MacDenald, I. Sandhen and J. Brown, of the ATRC, and staff reembers of Alberta Government Telephones for helpful discussions and review of this paper.

References Typestropes invascining, countries as ECEA II pardents prince TXA/Fe479, Non 1356.

(I) Assertes Perillent Standard for Teleconomicalculous, "Digital hierarchy epitical food reces are formers specification", AACS Dec. T2/Go-FRA, On-IA, Med. 1930.

1. Erron, "Produke for sime production in Scott, constitution in ECSA 71 strategy project, TXLA/Mo-SR, Nov. 1986.
W.C. Libert, or at. Thirtown synthesistation". Flow IEEE, vol. 73, on th. pp. 1965-197, Crn. 1514.

(S)

1903-1617, Cr. 1514.
C.E. Dingson and R.I. Kalpland, "Dinarralandon of system time", IEEE Trans.
Communic., CONV-31 no. 3, pp. 200-454, 1973.
W.C. Lentry, and A.V. Karral, "Namoust synchrolatelies by manes of
ertumnia timing patters, IEEE Trans. Commun., and COM-34, on. 6, pp. 673884, 1978. 14)

Yemeto, M. One, and S. Linds, "Synchrodustics of a PCM interpreted fetpicus setware", ILLE Trans Common Technol., vol. COM-16, on 1, pp. 1-1, 1963.

11, 1983.
W.C. Lindsey and A.V. Karash, "Adothouseful weeksh for time security", Proc. Inc. Commun., Toronto, Carella, Son. 1973. W.C. Lindsey and H.L. Choi, "Advance synthetic lands of two conflicts El. Cohestina, 173, Nov. 173.

P. Obspectus and P. Despine, These synchronization and majors syncm', ACC '50, Philosophia, PA, Jon. 1921. [197 CC Course, Monocranter via processionary prestigner, from IEEE vol. N. vol., pp.161-162,196.

no.1, pp.187-1821/880.

B. Dertone and I Lenthern, 'The STRIC-1 timing experiment', Also Freq (Rely), valid, no.2, pp.282-294, USE.

T.F. Vengen, 'Theo proof conditions making entities and service expires syntam', Canadian pages on. (1) 6564, Dec. 1983.

Canadias passu as. 71864. Dec. 1781.

Aboritabs Thirphone Spring, "Discribent oursets symbotistics ryunes," Canadias persu as. 1287/9, Dec. 1280.

K.A. Bonez, "Inspread Plans distribution for a syndproness definite remandation spheat", Proc. Sta. Assenti Print's These and Tim Security (777), Application and Frontier print. (LLI News) Rac. Ca., Nov. 1797, pp. (777), Application and Frontier print. (LLI News) Rac. Ca., Nov. 1797, pp. (777), Application and Frontier print. (LLI News) Rac. Ca., Nov. 1797, pp. (777), Application and Frontier print. (LLI News) Rac. Ca., Nov. 1797, pp. (777), Application and Frontier print. (LLI News) Rac. Ca., Nov. 1797, pp. (777), Application and Frontier print. (LLI News) Rac. Ca., Nov. 1797, pp. (777), pp. ( (777) AF

D.D. Dorin, "Restriction of broadband fiber lacities. (Bell Canada)", FibriSus To Conference Accord, pp. 228-301, Vancouver B.C., Sept. 1984.

Appendix A: Analysis of Time-Transfer Method





Figure A.1 Nodes and Spans In Time-Transfer Path total number of DCS nodes in time-transfer operation comerical contents of real-time clock at site i at time t  $R_i(t)$ 

C;(1) - numerical contents of a compensating counter at site I at time ( ; i = 1... n = propagation delay of ith unidirectional transmission span

; i = 1...2s-2 ; j = 1...a-1

of ith bidirectional span

of jib bidirectional span
( = clock rate (Hz) of the carrier signal (hz. DS-3 or STS-1)
und for the time-transfer path
he Fig. A.1, and 1 is the origon made, node a is the loop node and
node 2..., 1 are intermediate modes. The path from node 1 to node a
he the ti path and the reverse direction is the ti path. At time 1=0,
node 1 transmiss the unique m-code acquence which will be detected
at one specific bit time at each decoder.



47.2.4.

1547

$$\epsilon_{ij} = \frac{k_1}{Z} \delta_j \qquad \qquad A.$$

As each site detects the m-code on the 11 path, it starts is counter,

$$C_{i}(t) = \begin{cases} 0 & \text{i.i.t.} < t_{1i} \\ \text{int } \{(t \cdot t_{1i})^{*}(t) & \text{i.i.t.} < t_{1i} \\ 0 & \text{i.i.t.} < t_{1i} \end{cases}$$
Site a will detect the ex-code at time 
$$t_{1m} = \sum_{j=1}^{n-1} \delta_{j}$$

immediately upon recognition of the m-code on the il path, ands a appends the amplied value of its real-time clock in the bit creams. The m-code, followed by the data P<sub>1</sub>(1, 1), new propagates via the loopback at node a last the return or C-path.

The appended data, R. (t., ), is the contents of the real-time clock register at size a crethe hallow (t. Th: R., data requires a conclusion of clock cycles to treatent). In given if B may include the additional processing and treatminulates time required for error protection or other coding of the time data.)

As the m-code plus check data propagates along the 12 path, it is encounters each DCS node. The time at which node I detects m-code on the 12 path is designated by

At 11, DCS made i stops its counter, C<sub>1</sub>(t), giving the complete function describbs C<sub>1</sub>(t) as

$$C_{1}(t) = 0$$
 :  $t < t_{11}$   
 $\begin{cases} bt\{(t-t_{11})^{*}t\} & : t_{12} \le t < t_{21} \\ bt\{(t-t_{21})^{*}t\} & : t \ge t_{21} \end{cases}$ 

At site I at time  $b_{2i} + \beta_i$  all of the clock data from alls a has arrived and node I thou briches the data field following the returning match. Note that a computes the sum  $B_i(b_{1i}) + C_i(b_{2i})/2 + \beta_i$ , and the result is londed too the local clock tegline which is the with the local DCS frequency source. If these sources are not synchronous local clock registers will drift apart as a rate depending on the local clock stability and this will determine when another time-transfer operation is required to re-align all time-of-day clocks at one instant to time. To demonstrate that after time  $b_{1j} + \beta_i$  node i has normally the same clock register contents as node  $b_i$  consider that at the instant  $b_{1i} + \beta_i$ . ارا + عن

$$R_1(i_{21} + \beta) = R_2(i_{2n}) + \beta + \frac{1}{2}C_1(i_{21} + \beta)$$
 As

and because the  $C_j$  counter was stopped at  $t_{2\hat{i}}$ 

$$C^{l}(\vec{x}^{l} + k) = C^{l}(\vec{x}^{l}) = pr((\vec{x}^{l} \cdot \vec{x}^{l}) \cdot l)$$

Therefore, substituting A.3 and A.1 for th and the respectively,

$$R_{i}(\iota_{2i}+\beta) = R_{a}(\iota_{1a}) + \beta + \frac{1}{2} \inf\{ \begin{bmatrix} \frac{a-1}{2} & \frac{2a-(1+1)}{2} & \frac{b-1}{2} \\ \frac{a-1}{2} & \frac{a-1}{2} & \frac{a-1}{2} \end{bmatrix} - \frac{b-1}{2} \} \cap A \cap A$$

At the same instant in absolute time at site at

$$R_{\alpha}(\iota_{2i} + \beta) = R_{\alpha}(\iota_{2n}) + \beta + \inf\{\sum_{j=n}^{2n-(j+1)} \circ \ell_j\}$$
 A.8

Subtracting A.S from A.7. allows comparison of clock register contents at node i and node n.

$$R_{i}(c_{2i}+\beta) - R_{n}(c_{2i}+\beta) - \frac{1}{2} \ln(\{ \begin{array}{c} b-1 \\ x-\delta \\ j-1 \end{array}, \begin{array}{c} 2n-(i+1) \\ y-\delta \\ j-1 \end{array} \} - \begin{array}{c} i-1 \\ x-\delta \\ j-1 \end{array} \} \cap \{ \}$$

$$= \frac{1}{2} \inf\{ \left[ \sum_{i=1}^{n-1} \delta_i \cdot \sum_{i=n}^{2n-(i+1)} \delta_i \right] \circ \ell \}$$
 As

$$\delta_j = \delta_{2n-(j+1)} + \epsilon_j$$
 A.10

Submittaing A.10 into the first enumetico term in A.9 gives

is the series of 2n-(1-1); enumerated with j=1...n-1 products all elements of the territors at several of countries of countries of countries of countries at the countries of countries at the countries at 2n-(1-1) and therefore equation A.11 can be rewritten at 2n-(1-1) and 2n-

Clock regarder contents at soons 1 and noons a set 
$$R_{j}(\iota_{2j}+\beta) - R_{jn}(\iota_{2j}+\beta) = e_{j}(\iota_{2j}+\beta) - \frac{1}{2} \inf_{j \in I} \prod_{j=1}^{n-1} r_{j} \mid f \mid A.13$$

where c<sub>i</sub>(t) denotes the error between the node i color register and the node is clock register at time t. We call c<sub>i</sub>(t<sub>2</sub>) + β) the residual time error of the time-transfer process.

A. It dows that for the detal case of perfectly delay-balanced propagation paths ( \*; \*\* 0 ; 1 o ; \*\* 0 ), the contents of the real-time clock tegitier at node; we identical to the clock contents on node is after the time-transfer operation. In all other case, the residual does error is one half of the not delay asymmetry between a given node is each the loop node of if a; is a zoro-mean gaussian random variable with standard deviation or, in the starville (UI), and delay asymmetrics are uncorrelated span to span, then for the ith node is a time transfer path of a nodes;

The Table of the State of the S

47.2.5.

1548

01/10/2001 WED 13:52 [TX/RX NO 8821]

#### The Scalable Coherent Interface Project (SuperBus)

David B. Gustavson, Stanford Linear Accelerator Center David V. James, Hewlett Packard John Moussouris, MIPS Paul Sweazey, National Semiconductor

#### **Abstract**

Our goal is to develop an interface standard for very high performance multiprocessors, supporting a coherent shared-memory model scalable to systems with up to 64k nodes. This Scalable Coherent Interface (SCI) will supply a peak bandwidth pernode of at least 1 GigaByte/second, with a total flux of N GigaByte/second in a system with N ≤ 64K nodes. The standard will facilitate assembly of processor, memory, UO, and bus adapter eards from multiple vendors into massively parallel systems with throughput ranging beyond 10<sup>13</sup> operations per second.

The SCI standard will encompass two levels of interface. The physical level will specify electrical, mechanical, and thermal characteristics of connectors and cards that meet the standard. The logical level will describe the address space, data transfer protocols, cache coherency mechanisms, synchronization primitives, and the control and status registers used for initialization, exception handling, and error recovery.

#### Introduction

After working on some of the fastest state-of-the-art computer buses, we have concluded that a radical new approach will be required to exhibit the bind of performance we dream of for the faction generation of computing machinery.

Distance and propagation delays impose fundamental limits on the time required to transfer data on present buses. In asynchronous buses, the limit is the time needed for a handshake rignal to propagate from sender to receiver and for a response to return to the sender. In synchronous buses, it is the time difference between clock and data signals which originate in different places.

Signal distortion and noise created by practical compromises in real systems are often as significant as these fundamental space-time limits. The ideal transmission lines we imagine on our


Scalable Coherent Interface

August 22, 1988

Rev. 14, Page !

E.D.VA. CA 00-524

backplanes are always disturbed by T's and stubs where connectors attach (see Figure 1 and Figure 2), and the bus transceiver circuits on the plug-in modules are also less than ideal. The variations in loading as modules of different kinds are inserted in various numbers make it impossible to terminate bus transmission lines correctly for all conditions. The number of modules permitted has to be traded off against tolerance to signal reflection effects, connector spacing, etc. Other sources of noise include crosstalk, power distribution IR and LdI/dt, and non-ideal ground planes. Though BTL (Fenurebus) and ECL (Fastbus) signalling work much better than the more common technologies, they still have practical limitations.



Even if the bus were ideal, it can still be used by only one sender at a time. Hence a bus becomes a bouleneck in multiprocessor systems, when multiple processors need more cumulative bandwidth (flux) than the bus can provide.

The best modern buses have pushed hard against these limitations. For example, Futurebus adopted a new, improved transceiver technology and devised distributed eache protocols which can greatly reduce multiprocessor bus traffic. Fastbus adopted a multiple-bus-segment scheme with

Scalable Coherent Interface

August 22, 1988

Rev. 14, Page 2

dynamic interconnections for increased parallelism. In ciricient block stansfer protocol, and a pipelined block transfer mode which eliminates handshake delays. Its speed is ultimately limited only by signalling bandwidth, but in practice skew (differences in effective propagation velocity among the various parallel signals) sets the limit. And not to be outdone, both Futurebus and Fastbus are busily incorporating each other's best features... Yet they dare not change too radically, because they have to maintain compatibility with existing devices. But without a radical change, we can only edge closer to the space-time, noise, and flux limits delineated above. To get beyond these limits, we need to change the fundamental paradigm.


Looking for new approaches to solve these problems, one of us (Sweazey) proposed an IEEE Computer Society (Microprocessor Standards Committee) "SuperBus" Study Group, to determine whether it might be practical to create a new standard which would benefit from the experience gained with the existing buses and make a major improvement in performance. The goal was to achieve Gigabyte/second bandwidth while supporting many processors.

The SuperBus Study Group worked actively (typically two or three meetings a month) for less than a year before concluding that these goals are feasible. In fact, encouraged by our early successes, we were inspired by a suggestion of Paul Borrill to escalate the goal to a peak bandwidth of N GBytes/second in a system containing N nodes, where N can range as high as 64K. The Study Group is now applying for IEEE Project status, with the intention of generating a new standard.

Note, however, that even if this ambitious goal is not in record short time, current designers ought in nearly every case to use the existing standards, because the essential VLSI support chips may not be available until a considerable time after the new standard is finished and stable!

What are the changes in the physical and logical paradigms which make the SuperBus Study. Croup so optimistic? The space-time limitations of traditional buses can be overcome by abandoning bus structures in favor of point-to-point interconnects. Each SCI node is connected to the rest of the system through a single pair of unidirectional links as shown in Figure 3. Skew can then be minimized by source synchronous clocking: i.e., a strobe generated at each source accompanies all data bits through matched drivers, traces and receivers.

Susceptibility to signal distortion and noise can be reduced by differential current-steered signalling with controlled edge rates. The signals are unidirectional and uninterrupted, so that the net



Scalable Coherent Interface

August 22, 1988

Rev. 14, Page 3

current flow through each link is constant. Each differential pair travels from a single driver to a single receiver through pins and traces that are physically adjacent.

Even using currently available ECL circuitry with this approach we think we can achieve 500 MHz signalling rates, allowing I Gigabyte/second bandwidth on a 16-bit-wide link. Such a narrow high-speed link facilitates VLSI implementations and the wiring of switching networks.

Support of this physical paradigm requires radical changes in the logical paradigm as well. Since each link is unidirectional, handshakes must move up to a higher level of protocol, much as computer networks control the flow of data packets by returning response packets instead of by handshaking individual bits. For example, a processor-to-memory read operation is split into two separate packets: a request packet provides the address, and sometime later a distinct response packet supplies the data. Figure 4 shows the overall sourcure of a typical SCI packet.

**Address** Source Control Data... Target Figure 4: A typical SCI packet.

To overcome the flux limitations of conventional buses, SCI must support thousands of nodes communicating through a switch network in parallel. To reduce contended through the switch, cache memories must stage local data at the nodes, while the system maintains a coherent image of shared memory. Traditional cache coherency mechanisms rely on broadcasting and cavesdropping. which cannot be used in our highly parallel environment. Directory based methods can be used instead so that coherency traffic only involves those nodes sharing a given data item.

In general, our goal of ultimately supporting thousands of processors contributes the primary constraint on our designs, in practice the most powerful constraint we face as we consider alternate architectures: we refuse to consider any mechanism which scales badly as the system grows larger.

Hence our new name: Scalable Coherent Interface. We don't think of it as a bus anymore (though it will certainly be Super). We give primary importance to scalability. We want coherence for efficiency reasons. We want to specify an interface to standard modules, to provide economies of scale for medule production and an economical upgrade path for the user. The interface specification must include protocols, signals, connectors, geometry, power, and cooling.


#### Configurations

Figure 5 shows the essential organization of SCI. The details of the interconnection are concealed from the nodes. Many different structures could be used inside the SCI 'blob': full crossbar switches, opticaized N-way switches, rings, buses, and arbitrary combinations of these connected together.


Scalable Coherent Inverface

August 22, 1988

Rev. 14. Page 4



The real world is more complex, including pre-SCI systems built from various bus standards. An important goal of SCI is to make it possible to interface these systems to SCI and thus (indirectly) to each other. There will be some limitations, of course, because the older systems will probably lack some desirable features which are not easily simulated by an interface. Nevertheless, some proposed SCI features are harder to interface to than others, and we weigh these considerations in our architectural decisions. Another practical consideration is the need to configure clusters of SCI systems. Figure 6 shows a typical case, where two SCI systems which were built independently are connected to each other and to several independent subsystems built out of various standard buses.



Scalable Coherent Interface

August 22, 1988

Rev. 14, Page 5





Figure 7 shows a typical node. The node may contain a variety of processors, I/O device adapters, and memory. The control registers for each part are accessed via standardized addresses.

#### Architectural Approach

The primary elements of the SCI architecture are the address space, data transfer protocols, synchronization facilities, eache coherence mechanisms, exception handling, and initialization procedures.

Poor addressing mechanisms have crippled more computer families than any other single flaw. Addressing is always a compromise between elegance and simplicity on the one hand and speed and cost on the other. Our preference now is for a flat 64-bit address space, with a 16-bit node ID and a 48-bit offset, interpreted as a byte address, for use within each node (Figure 8). The 16-bit node ID limits our systems to 64K nodes, which seems a little risky until one realizes that each node can be a multiprocessor itself. The node ID has to be decoded at very high speed, which argues for keeping it as short as possible.



Scalable Coherens Inserface

August 22, 1988

Rev. 14, Page 6

The 48-bit offset provides for 256 Terabytes of physically addressed memory and registers in each node. The virtual address space of an SCI system is not ded to this physical limit, however. Our goal is to make SCI protocols powerful enough to allow a variety of virtual memory management schimes to be implemented efficiently under software control.

In keeping with the unidirectional packetized nature of SCI each data transfer has a unique source node and a unique target node. There are no atomic transfers that require information flow in

Request	Target (Mem_ID)	Source (Proc_ID)	Command (READ_Req)	Addr (Memory	
Response	Target	Source	Command	Status	Data
	(Proc_ID)	(Mem_ID)	(READ_Resp)	(OK)	(Data)

both directions. For example, to read memory (see Figure 9), send a packet to the memory requesting data from a particular address. While the memory is looking for the data, SCI is freed for other operations. When the data is found, the memory sends it back in another packet. This mechanism is used for inter-processor communication too; in fact, we expect most memory to be intimately associated with some processor.

These unidirectional transfer protocols entail special problems for 'read-modify-write' operations that are traditionally used to synchronize processes and processors (to implement the equivatents of temaphores or rendezvous, for process scheduling and resource management). Our solution
is to implement synchronization operations atomically inside of a single node which currently
contains the synchronization variable. The atomic operation typically involves locking the data so
no one else can change it, saving its current value, changing the data in some way, unlocking the
data again, then returning the saved data value to the requestor. Performing this complex sequence
inside a single node is much more efficient than using multiple operations that lock up the SCI
switching circuitry.

Cache coherence protocols are used to achieve the performance advantages of fast local cache memories, while maintaining a flat shared-memory model. The trick is to make sure that the system and a never allows maintained copies of the same data to become different (inconsistent or incoherent) as a result of one processor's changing it without the others knowledge. For example, on Fournebus every cache monitors the bus traffic, looking for operations which might affect the validity of its own data. In addition, each each has to report on the bus any change to its data, unless it knows no other cache contains that data.

Unfortunately, this cavesdropping mechanism requires every cache to see every data transfer on the bus, and that is incompatible with our goal of many simultaneous independent communications. Though it is possible to extend this scheme somewhat by using clever interfaces between multiple buses, it does not scale well for really large systems.

Scalable Coherent Interface

Samuel Transfer to the Co

August 22, 1988

Rev. 14, Page 7

SCI-22Aug88-doc1-p8

DRAFT

SCI uses a 'directory-based' coherence mechanism instead. The cache controllers and the memory cooperate in order to keep track of who has permission to write a particular piece of data (one at a time, please!) and maintain a list of everyone who has gotten a copy of that dam, so they can be notified if it changes. This sounds complicated at first, but it seems to be manageable. It sounds inefficient, too, with all the notifications being sent out, but that turns out not to be too bad either—the number of notifications is less than or equal to the number of data accesses. The inefficiency is at most a factor of two, which is insignificant compared to the cost of broadcast mechanisms.

We are still working off-error handling and initialization. There are many ways to handle these which seem to work without serious scaling problems, but it will take some time to decide on the best strategies. The emerging P1394 SerialBus has a high-level architecture very similar to SCL. It will be incorporated into the SCI standard to provide a redundant low-speed initialization and diagnostic path.


#### Data Transfer Protocols

What transactions should SCI support? Let us consider a variety of typical simutions to see what might be useful. To access control registers in SCI or on foreign buses, an assortment of small read, write, and lock operations is required. To support cache-line oriented transactions, larger block operations are needed.

We limit the maximum block transfer length to 256 bytes. Longer blocks would only increase the efficiency a small amount, because the packet overhead is only a few percent of 256 bytes. Purthermore, longer blocks the up switch resources, block other traffic, and increase the average latency.

We support only a fixed set of block lengths (powers of two), and require that blocks be aligned on a converpooding power of two memory address. This simplifies eache logic, making it easy to determine which cache entries will be affected by the transfer. When necessary, odd length or misaligned transfers are broken up into short pieces at the beginning and the end with aligned blocks in the middle.

There is little efficiency to be gained by defining explicit short transfers, because we always have the packet overhead anyway. We make short transfers special cases of the 16-byte block transfer, as shown in Figure 10.



Thus we support operations on 32, 64, 128, and 256 byte data blocks, and 1-16 byte subsets of the 16-byte block, starting and ending at arbitrary points in the aligned 16-byte field.

SCI provides synchronization mechanisms needed for implementing temaphores and allocating resources in a multiprocessor system. The fundamental lock primitives are all of the form of an

Scalable Coherent Interface

August 22; 1988

Rev. 14, Page 8

### DRAFT

SCI-22Aug88-doc1-ps

atomic read-modify-write. Each primitive sends a request packet containing new data to a given memory cell. The operation performed is either to stdd, store, or compare and conditionally store the new data in the memory cell. In order for the requester to determine the status of the lock action, the old data is always returned in the response packet. Hence the lock operations are named Fetch\_Add, Swap, and Compare & Swap. We also propose a primitive List\_Insert which is a variant of Compare & Swap useful for atomically inserting a new entry at the head of a linked list.

Inside a multiprocessor system, memory locks will generally be performed on data which is temporarily locked in a data cache. However, explicit lock operations are required if it is necessary to perform these operations on data not in the processor's cache. For example, when combining networks are used to reduce synchronization bottlenecks, locks should not be cached.

All of these bus operations are summarized in Figure 11.

		•		
Function	Sizes	Description		
Bread	32,64,128,256	Read Block		
Bwrite	32,64,128,256	Write Block		
Stread	Selected-16	Read contiguous subset of Block-16		
Swrite	Selected-16	Write contiguous subset of Block-16		
Fetch Add	Selected-16	Lock Primitive		
Swap	Selected-16	Lock Primitive		
Compare & Swap	Selected-16	Lock Primitive		
List Insert	Selected-16	Lock Primitive		

Figure 11: Summary of SCI Operations

#### Coherence Protocols

The funciamental problem of cache coherence occurs when a processor attempts to store data into a memory cell that is aiready cached by one or more other processors. All the cached copies must be invalidated cefore any other node is allowed to write the linan, or updated when the item is written. Because we cannot implement broadcast or cavesdropping mechanisms in a scalable architecture, we must use a directury scheme to keep track of all readers of a given item.

Our present proposal is to maintain a linked list of the nodes currently sharing a given data item by means of pointers stored in the node eaches themselves. Each coherency block in a cache has a forward pointer and a backward pointer to neighboring nodes in the list sharing that item (see Figure 12). The memory card associated with that item is ultimately responsible for initializing the list and directing requesters to the node whose cache contains the head of the list. The virtue of putting the pointers in cache is scalability: we automatically have more room for directory information as we add more nodes or larger caches. The disadvantages are increased cache tag size and complexity. These disadvantages have motivated the working group to continue its study of alternative proposals.


Scalable Coherent Interface

August 22, 1988


Rev. 14, Page 9

E.D.VA. CA 00-524

The operation of the underlying protocols can be illustrated as follows. Suppose a large number of caches are sharing a given data item as shown in Figure 12. A new node W wishes to modify a data item. First it issues a request to read memory and acquire private ownership. The memory read detects the existence of other readers. In addition to returning the data, the memory returns the pointer R[0] to the head of the list of others sharing the data. The memory also updates its own pointer to make W the new head of the list. The list of sharing processors is followed, invalidating the copies and removing each entry from the list. When that process is complete, the current requester has exclusive control over the value of the data, which can be modified at any time.



Certain special cases can be optimized, such as the producer-consumer relationship between a single writer and reader shown in Figure 13, where the rights to the data must rapidly bounce back and forth between the two. The arrows in the figures show the pointer structure which is maintained.



# DMA and Message Passing

To maintain the high computational throughput of a 64K-node SCI system, a DMA architecture is needed that can efficiently support a corresponding large number of I/O devices. We are proposing a DMA architecture which specifies control registers and standard DMA commands. The basic scheme is to load a DMA command program into memory, and to write a pointer to this program into the DMA device control registers. Included in each sequence is a pointer to a memory area which is to receive the status upon completion.

Scalable Coherens Inserface

August 22, 1988

Rev. 14. Page 10

When a command sequence is completed, a new status block is updated and inserted into a processor interrupt service list. Writing to the processor's interrupt control register generates an interrupt which initiates processing of this service list. By reading the service list, the processor can determine what action is required without polling each of the active DMA devices. Thus this architecture gains efficiency both by reducing the number of interrupts generated and by speeding the processing of each one.

Message passing is another important multiprocessor feature supported by SCI. The SCI DMA status-lists and interrupts provide an efficient way to transfer message packets and notify the recipient. Though SCI gives high priority to supporting a shared memory model, some systems may not decide to share all memory. The Source ID present in every packet provides the information needed to implement selective access permissions. Le., a node may decide whether or not to allow memory access based on the address requested and the ID of the originator. This can be used to provide the safety generally associated with message-passing operation. The tradeoff between visibility and protection or concealment will be a system implementor's choice.

SCI also supports 'tag' bits for both address and data fields in a packet (one tag bit per 16 data bits). These tag bits can be used for a variety of purposes. One potential use is for implementing 'futures', where one task may my to read data which has not yet been written by another. When the tags label the data as invalid, the reader is suspended until the data and tags are written. Tags provide the synchronization between tasks on a data-item by data-item basis, as opposed to the more common block-by-block basis using one semaphore per block. Tags have also been used to identify data types in special-purpose processors (e.g., for Lisp).

# Physical Level

Our goal is 1 GigaByte per second for each of N 

64K processors. Providing an independent high-performance data link for each communication is not a trivial problem. Of course, we expect to see a variety of implementations which make compromises to bring the costs down by sacrificing performance (typically by reducing the number of simultaneous independent paths), but we do not want to build this sort of compromise into the SCI definition.

Data path width is very costly in switching networks. The building blocks used to implement switches are VLSI integrated circuits with lots of pins: a chip which can connect four ports to four other ports in any permutation (4-by-4) has eight ports, which requires 256 I/O pins for a 32-bit SCI implementation. Furthermore, a complete switch requires four times as many 2-by-2 chips as it would 4-by-4 chips, with twice as many total pins. Given the limitations of practicaging technology, we must use narrow signal paths at the highest possible speed to achieve our performance goals.

At these speeds, one has to be very careful with signalling technology. Every signal exists in a transmission-line environment, and reflects off every disconductry in its path. Connector pini become complicated discontinuities with large inductances and capacitances to adjacent pins. We have to account not only for the signal current but also for its return path ("ground") as it completes its circuit. A "ground" pin going through a connector can easily be part of a resonant circuit at these high frequencies—the good grounds we can achieve (with care) at low frequencies become faded dreams.

At first these practical problems seemed insurmountable, but now we think there is a workable solution. The key was realizing that we don't need to use bus technology: we want point-to-point

Scalable Coherens Inserface

August 22, 1988

Rev. 14. Page 11

SCI-22Aug88-clocl-p12

DRAFT

links. It gets even easier if we use separate links for in and our directions. For point-to-point unidirectional links, we can use differential signalling, where each signal uses two wires which are always in complementary logic states. The receiving circuit considers only the sign of the difference of the signal voltage between the two wires, ignoring signal magnitude. This method is relatively immune to noise, which generally has the same effect on both wires (and thus can not change the sign of their voluge difference) if the wires are kept close together.

Complementary signal outputs are a standard feature of Emitter-Coupled Logic (ECL), the high-speed technology long used by the fastest computers and available from many vendors in modern designs which offer very high performance. Using readily-available components, we believe we can achieve transmission rates of 500 Mega-transfers per second, so with a 16-bit-wide data path we can reach our 1 GByte/second goal.

We could do even better than standard ECL if we used complementary current-driving outputs (ECL does this internally, but converts to voltage drive near the output pins). Current drive just steers a constant current to one pin or the other of the complementary pair, maintaining constant current flow to the integrated circuits, or through any connector carrying such signals. Note that we assume unidirectional links—if we use a link bidirectionally, we have to turn off the drivers at one end before turning on the drivers at the other end, which requires cooperation between the ends (an arbitration mechanism) and introduces sudden changes in the net current flow, creating noise in the system.

We insist in fact that all signals in any link travel in the same direction. For example, we do not allow a receiver to send any reverse signal to tell the sender to slow down or to stop because the receiver cannot keep up. In systems which are large compared to the distance signals travel during a . quarter of a clock period (about 150 millimeters—i.e. in any real system), the time delay between reverse signals and the corresponding forward signal depends so much on the particular connection path that the meaning of such signals becomes hard to interpret. Since such mechanisms do not scale well, we forbid them.

In addition to sending signals, a timing marker less the receiver know when to capture the data. Typically this is a strobe signal whose edge transitions occur at a specified time with respect to the transitions from one data word to the next. With complementary signalling, both strobe transitions are equally usable, so the strobe frequency is the same as the data frequency.

In any real system, there will be small differences from one signal path to another within the link. These differences are called skew, and if the skew gets to be a significant fraction of the strobe period, it becomes impossible to determine when to store the data to ensure that all bits are really part of the same word. To achieve 2 nanosecond data rates, skew must be kept well below 1 nano second. Our method for achieving this is to make strobing source-synchronous at the individual link level. That is, a local stobe generated at the source end of each link will accompany data through matched drivers; traces, and receivers to the destination. We expect to provide a standard clock at one place in the system, which will be used to keep all data links operating at the same frequency, but the phase of this clock with respect to the data strobes will vary from place to place.

Skew is often the most significant limiting factor in the speed of parallel transmissions. Reducing it beyond a certain point becomes expensive and impractical. Where necessary, skew can be eliminated by including a strobe signal in each data signal line, ensuring that there are enough timing transitions for miliable data extraction. Manchester or group encoding are often used for this purpose. This sort of mechanism has long been used on each track of standard magnetic tapes, so the data from each track is first recovered independently and then combined with the data from the other

Scalable Coherent Interface

August 22, 1988

Rev. 14, Page 12

SCI-22Aug88-doc1-p13

tracks to complete a record. It appears possible to do this at SCI speeds, if necessary. These mechanisms work much better in a system where data is transmitted continuously in only one direction.

Figure 14 shows the signals seen by an SCI node. There are 16 bits of data, two bits of flag, and one bit each for parity and strobe, in each direction, giving a total count of 80 complementary signals. In addition, each node requires DC power, power status, and the system clock. The SCI modules can be initially reset to a known state by using the power status signals.




Figure 15 shows the data format we have assumed for preliminary design studies. The extra bits marked with the question mark could perhaps be used for tags on address and data.

flag0 flag1	16 bits for data	Comment
0 0	<16:Don't care>	Idle cycle
0 1	<1:old=<15:Reserved for local routing>	Start
1 47>	#16:Target Node IDa	
1 475	«16:Source Node ID»  «8:Transfer Code»«8:Request Sequence»	The second of the second secon
1 47>	. «16:Address Offset Word 0»	
1 «1:bsy»	«16:Address Offset Word 1»	
1 «lacio»	«16:Address Offset Word 2»	
1 «Longimili	nal parity covers parity, flag 1, data but not flag 0>	?pHeader
1	«16:Data Word 0»	Optional
1 «?»	«16:Data Word 1»	-
•••	·	
1 <7>	«16:Data Word n»	
1 «Longicudii	nal parity covers parity, fing 1, data but not flag 0»	pData .
Floure 15:	Proposed request-packet data format for	SCI links

Scalable Coherent Interface

August 22, 1988

Rev. 14, Page 13

The smobe runs continuously, whichier there is data to send or not. The flag bits show whether data is being transmitted and mark the start of the packet.

The variable-length data block follows the packet header, which contains the 48-bit address offset and the 16-bit Target Node ID which together form the SCI 64-bit address field. The first word, called Start, is used for local routing within SCI. The Target Node ID determines the route through the SCI system, based on information loaded into SCI nodes at initialization time. The Source Node ID provides the address needed for returning a response packet.

The Transfer Code specifies the operation to be performed. The Request Sequence number is used to differentiate each of the pending operations which have been generated by the same requester.

The wolds bit is used for marking and discarding undeliverable packets, or for garbage collection, in some implementations which might otherwise be vulnerable to endlessly circulating packets. The wacks and aboys bits are used as pan of the lowest-level flow control. If the receiver recognizes the packet but is temporarily out of buffer space, it sets aboys and returns the entire packet, for the sender to retransmit later. Alternatively, aboys could be signalled via a short packet rather than by returning the entire packet.

Block parity checking is currently assumed. One parity bit protects each word of datas one parity word also protects each block of words. Other forms of checking are also being considered, including the use of more sophisticated detection/correction schemes computed during packet formation; the timing (location) of <a href="#ack">ack</a> and <b />
status bits is also a subject of active discussions.

# Lower-Cost Implementations

So far, we have considered SCI as a very general interconnection mechanism, presuming it to be a switched network of some sort in order to reach our goal of flux scaling linearly with the number of nodes. We hinted that some implementations might compromise this goal in favor of economy, using less than a full crossbar switch. In fact, we believe that some very low cost implementations are possible which still have interesting performance.

We think there is an attractive solution based on ideas presented to us by Manolis Katevenis. This is to use a parallel version of an insertion ring, where each node has a unidirectional link to its neighbor, with the last node connecting back to the first to form a closed loop. The bandwidth of the ring is shared by all the nodes, so one would not wish to put very many nodes on one ring. In the future, when node bandwidth requirements become comparable to our link bandwidth, one could make a system with many small rings interconnected by specialized repeater nodes. In fact, one could implement a variety of inversing switch herewise in this way.

Though rings look quite different from generalized switch actworks, it seems that the information needed for routing packets is compatible, so that the same modules could be used in either environment without change. If necessary, a connector pin could tell the module which kind of connection it has so it could modify its behavior slightly if that should prove desirable.

Although there is no obvious limit on the number of boards which could share one ring, the average bandwidth per node will decrease with the size of the ring. The ring latency will also grow in proportice to the number of nodes. Each node must have several stages of registers in order to deskew and reclock the data bits. Furthermore, internal FIFOs will add to the latency when conflicting traffic is encountered.

Scalable Coherent Interface

August 22, 1988


Rev. 14, Page 14

E.D.VA. CA 00-524

As long as the idle-ring latency is comparation in 30 nanoseconds (typical large-memory access time) we think the ring will be acceptable in performance. When traffic is high, delay will be dominated by waits for access in any bus structure, at least as bad as the latency for the ring. Assuming 2 ns per clock, four register stages per module, and 8 modules, we get 64 ns ring latency, assuming an idle ring.

The ring does not need an arbitration mechanism, but does need an allocation mechanism. Our strategy is that begging forgiveness is more efficient than asking permission. Send a packet out, whenever the output link is available. Buffer any incoming data which arrives while our packet is being sent. Empty this buffer before sending another packet.

How Does the Ring Work? The model is shown in Figure 15:



The source FIFO should be big enough to hold our largest transmission packet. Because we may have to fill it slowly, it has to contain the entire packet before its (high-speed) transmission begins.

The target FIFO stores only packets addressed to this node. They enter at high speed while describing at normal microprocessor speed, so there is the possibility this FIFO might overflow. When there is not enough room to hold a packet, obsystic returned to the sender, requesting retransmission.

The bypass FIFO accumulates incoming bits while this node is transmitting. The idea is that we never start transmitting until it is empty, so if the bypass is as big as our own maximum packet length it cannot ever overflow.

The key to successful and efficient operation is the throttle algorithm. In the simplest implementation, we never start a transmission from our source FIFO unless the bypass FIFO is empty (and thus has room for the amount of data we are about to transmit).

Scalable Coherent Interface

August 22, 1988

Rev. 14, Page 15

SCI-22Aug\$8-doc1-p16

SCI-22 Aug 88-doc 1-p16

DRAFT

When the sender receives its own successfully delivered packet, it accumulates it in the bypass

FIFO, and then removes it. This scheme is simpler than a token ring, and is inherently fair. There is
no need to worry about multiple tokens—several transmissions may begin at once without causing conflicts like they would on a bus structure. There is some obvious waste in this scheme, because the entire delivered packet continues around the ring back to the sender, using cycles which could have been used by others on that part of the ring. More efficient allocation algorithms, which allow these cycles to be used by others, are under active consideration.

What about the case where there is only one module who wants to transmit (multiple packets)? If the packet is shorter than the ring delay, cycles would be wasted if each packet is acknowledged before another packet is sent. We allow multiple packets to be sent as long as the bypass FIFO remains empty.

# Conclusions

We have found an approach which seems promising. We avoid space-time problems by abandoning bus sementers in favor of point-to-point links with source-synchronous clocking. We reduce signal noise and distortion problems by using differential unidirectional transmission. We svoid the flux shortage by an architectural approach which allows a very high degree of parallelism. Though there is still a great deal of work to do, we feel optimistic that this approach will bear fruit.

# **Current Status**

The Study Group has been meeting monthly, with working task group meetings interspersed. We are now in the process of becoming an official IEEE standards working group. If you would like to participate, please contact David Gustavson, SLAC Bin 88, P.O. Box 4349, Stanford, CA 94309, USA, telephone (415) 926-2863.

سند - ين عب جيد ۽ سانت

We have a good first-pass draft Logical Protocols document, are now working on an I/O architecture document, and are in the early stages on the physical layer design.

Scalable Coherent Interface

August 22, 1988

Rev. 14, Page 16

# SCI Meeting Schedule

Unless otherwise stated, meetings are all day, 9:30 AM-5 PM.

While this information is current as of August 22, 1988, it might be prudent to confirm location and schedule before travelling... call the host, or Dave Gustavson at 415-926-2863

In odd-numbered months, our meeting will be on the Tuesday after the second Monday, i.e., the day after the IEEE Computer Society's Microprocessor Standards Committee meeting. We will generally use this formula for even-numbered months as well, but may make exceptions to take advantage of relevant conferences etc.

August 26, 1988

9 AM VO Registers Task Group (jointly with Futurebus P896.2 and Serial Bus P1394)

1 PM SCI Physical Layer Task Group

Connectors, signalling, packet format, etc.

Hewlen Packard - 3U Host Hans Wiggers, 415-857-2433

1501 Page Mill Road

Palo Alto, California 94304

September 13

National Semiconductor

Hose Paul Borrill, 408-721-7443

Building 16

2900 Semiconductor Drive

Santa Clara, California

(really on the south side of Kifer, a few hundred meters west of Lawrence-

the main marketing building)

October 4

BUSCON/88-East

9 AM-12 AM, Room 1AO1

Hotel Penta 7ሴ & 33d

New York City

Hotel: 212-736-5000

October 13

Zurich (associated with VME meetings) Host: Shlomo Pri-Tal, 602-438-3168

November 15

Hewlett Packard (same location as August 26)

December 13

Motorola (Phoenix, Arizona) Host: Shlomo Pri-Tal, 602-438-3168

January 10, 1989

Silicon Valley (Santa Clara, California) area

February 14

Texas Instruments (Dallas, Texas) Host: Jay Cantrell



MORSK DATA REPORT

November 1955

This report is a result of discussion among several designers at Norsk Dats. In this report, we propose a basis for solution to many aspects of SCI operation. This report includes :

- . A Proposal for SCI Operation by Knut Alnes
  - . 1d codes
  - Ring to ring addressing
  - . Ring arbitration
  - . SCI reset
  - . Acknowledge and response use
  - · Packet formats
- . A Proposal for CRC Error Detection by Ernst H. Kristiansen
- . A Proposal for TLB Handling by Bjorn Bakka

SC1-10Hov88-doc23-51

# SCI : A PROPOSAL FOR SCI OPERATION

Norsk Data A/S, Oslo, Norvay November 10, 1988 by Knut Alnes

# 1. SCI la Codes

A SCI address is defined as follows :

63	47		
Node id		. Address offset	

The node id is a 16 bit unique code for each node in a SCI system. The node id can be divided into the following format:

15	5				
	Global	Iđ	•	Local	14

The 10 MSB of the node id is the global id code. The global id code is used only when global transactions are sade. The local id is the 6 LSB of the node id. The local id is used on local transactions, for instance on a local ring.

A node ONLY looks at the local id to determine if the packet is for him. In a SCI system with several rings, the global id acts like a ring number which informs a switch which way to route a packet.

المعاس والمسار المصاري ووالمستحضون المراري

# 2. Ring to Ring Addressing

In a SCI network consisting of several rings, a ring switch oust be able to determine which ring should receive the packet. Located in the packet header is information which tells the switch that the packet should be picked up. A switch is thus addressed not by a node id, but by information located in the header (see Packet Header section). When a switch picks up a packet, it looks at the global id code (10 MSB of node id) to determine which ring should receive the packet. The global id code will be used as a ring number in systems consisting of several rings. In a crossbar type of network, the global id code can be used to access different sections of the network.

SC1-10nov88-doc23-02

والأقوال والمعا للتصابيب والتقاتلين بشيها أرارا أأرارا المسير مشاريت

## 3. SCI Ring Arbitration

In a ring, a node may be prevented from transmitting by other nodes. An arbitration mechanism must be developed to assure that each node in a ring has fair access to the network. The following proposal ensures a round robin arbitration where each node has fair access to the ring.

Use a Go bit, located in the node word of the packet header, to disable or enable other nodes use of the network. Use the following algorithm:

- When a master transmits packet A, the Go bit in packet A is reset
- If another node in the ring vants to transmit, that node sets the Go bit in packet A to 1.
- When the original master receives packet A (the acknowledge) with the Go bit set, that master is disabled from transmitting.
- 4. 'A disabled master may transmit when either :
  - It has seen a packet with the Go bit reset to O, and it is receiving idles.
  - 2. It has not seen a packet with the Go bit reset to O. but an excessive amount of idles (nore than the number of words in the largest packet) is seen.

    This indicates that the node which set a Go bit somehow did not send a packet.

This algorithm requires that a master must receive an acknowledge such that it can be disabled if any other nodes in a ring are prevented from transmitting. In a multi-ring network, switches must also acknowledge packet reception. This means that switches also must be enabled and disabled from transmitting just like the nodes. Hence, both nodes and switches use the ring arbitration algorithm.

# 4. SCI Interface Reset.

During SCI reset, the following must be done :

- 1. Assign node identifications.
- 2. Initialize registers.

We have considered several alternatives to reset the SCI network. All alternatives include the use of a node defined as a master. Each local ring must have a master and in a crossbar network there must also be a master. Since we must have a probage packet collector, it is natural to assign the master function to that node. On a local ring, we call the master the ring master.

Assignment, of node identifications can be made by software or hardware. Hardware assignment using geographical address is very simple, but may not be desirable. In the following section, we propose

protocol to assign node identifications by packet sending.

#### . 4.1 Software Assignment of Node Id's.

At reset, the nodes in the SCI network do not have a node id. In order to access the nodes, a special software startup sequence must be developed. During software assignment of local and global id codes, the following must be done:

- . Activate the find master.
- 2. After the ring master is activated, it sends a Start Up packet. The start up packet contains a temporary id code for each node. The ring master uses the temporary id code to access the nodes.

  3. The ring master accesses the nodes using the temporary id
- codes and assigns local and global id codes.

#### Here is more detail :

- 1. At reset, the ring master must be activated. The ring master can activate itself or it can be started by receiving start packets from the other nodes in the ring.
- 2. For the start up sequence, we must define one new transaction. The transaction must be able to traverse a network such that it reaches every node once and only once. On a local ring this is no problem. However, in a full crossbar type of network, we must define a route such that each node is reached only once (this can be done because a crossbar network can be traversed as a ring ).  $M_{\rm d}$  can call this transaction the Start Up transaction. The Start Up transaction informs a node to read a counter, included in the packet. and accept the counter contents as its temporary id code. The packet is then forwarded to the neighbor node according to the above described route. The temporary id code is not the local id code nor the global id code. The purpose of the Start Up transaction is to assign temporary id codes such that the ring suster can access a node and write local and global id codes.

The temporary node id assignment can be done as follows : The master sends the startup packet to its neighbor with a counter set to 1. Those neighbor node sets site, to proceed node id equal to the counter contents. It then increments the counter and sends the phicket to its neighbor. He acknowledge is sent to the master. The phicket will travel around the ring once and the counter will be incremented each time it passes a node. When the master receives the packet, the counter vill have a value equal to the number of nodes in the ring which responded. The Start Up packet is explained in detail in the Start Up Packet section.

The master can now access an individual node using the temporary id codes. It will send a new packet to each node to reassign the tumporary node id's to a 16 bit id code. When the packet is received by each node, the packet is acknowledged and sent back to


## 4.2 Register Initialization.

After the node identifications are done, the easter will initialize the SCI interface registers. This is done by sending packets which write into the register address space.

# 5. SCI Recister Space

Each node connected to a SCI network must have a set of registers which can be read and written into. The amount of register space allocated is currently 4 kb on each node. The registers can be addressed as follows:

- 1. Use the Node Id code to access the node.
- A special command in the Command field of the packet header specifies a register operation.
- The 12 lover bits of the address part of the packet is used to access an individual register.
  - The other bits of the address can be used to inform what type of register operation which is to be performed.



SC: -10Hov88-doc23-p5

# 6. Cyclic Redundancy Code.

A CRC provides good error detection and we propose that only CRC is used for error detection in a packet. The CRC is computed for each word in the packet and the CRC code for the whole packet is attached at the end of the packet as shown.



When a node receives a packet, it can compute the CRC as the packet is being received. After the whole packet is received, the computed CRC is compared with the CRC code at the end of the packet. If they match, the packet is error free. For more detail, see the CRC report by Ernst R. Kristiansen.

# 7. Use of Acknowledge

The need for and the use of acknowledge has raised such discussion. Our conclusion is as follows :

We need acknowledge in the following situations :

- 1. Ack by slave on read request.
- 2. Ack by master on read response.
- J. Ack by slave on write request.
- 4. Ack by master on write response.

We need acknowledge :

1. In order for the ring arbitration protocol to provide fair access to the network.

of a second results

- 2. Fast arbitration.
- 3. Simple and correct operation of split response. The implementation will be easier if a master receives an acknowledge before a new request is be issued.

Our proposal for use of acknowledge is based on the following :

- .1. A local target and local source field is located in the mode word of the packet header. (see Packet Header section)
  2. Use of CRC code.
- 3. A node ONLY looks at the local target field to determine if the

packet is for him.
4. Strip off address and/or data.

When a master transmits a packet, the node word of the header contains two id code fields. The local target field 16 LSB of node idl contains the local id code of the slave. The local source field contains the local id code of the transmitting master. At the end of the packet, the asster attaches the computed CRC code.

A slave GNLY looks at the local target id code to determine if he should pick up the packet. If the local target id is equal to the local-id code of the slave, then the packet will be received. The slave will then swap the local target and local source fields in the packet header. When the packet is returned to the master, it will pick up the packet beause the local target field matches its local id code. Before the slave sends the packet back to the master, it must compute the CRC for the whole paket. The header will be delayed until the CRC is computed and compared with the CRC code at the end of the packet. If they match, the CRC code is attached to the end of the header and the packet is sent back to the master. Thus, the address and/or data part is stripped off. If the CRC codes did not match, the slave must notify the master that something went wrong. The slave must force the master to retry the packet. This can be done in a clever way by returning a CRC code to the master which will force it to retry the packet. Simply invert some of the bits in the CRC code which is returned to the master, and the master will compute a CRC error and retry the packet.

When the master receives the packet, it looks at the local target to determine if the packet should be picked up. If the packet is for him. the master looks at the ACK bit to determine if an acknowledge packet was received. If the computed CRC matches the received CRC, the acknowledge is received correctly. If the comparison indicates an error, the original request is retried.

# 8. Busy Retry

in the same with the same

When a node receives a packet, but the node is busy, the local target and local source fields are swapped and the busy bit is set. The packet is then transmitted back to the sender. Men the original master picks up a packet with the busy bit set, the local target and source are swapped and the packet is transmitted again. After a certain busy retry count, the original master loggs an error and the packet is removed from the network.

The busy retry mechanism is applied to request, response, and acknowledge transactions. The benefit of evapping the local id codes is that the sender always has control over the busy retry. The sender may delay the retry if it detects that a slave is very busy.

The packet is divided into a header address, data and error check part. These parts are discussed in the next sections.



# 9.1 Packet Bonder

The packet header can be divided into four fields as shown below. The node word field contains information needed for packet routing and packet identification on a local natwork. The target and source word fields are used for routing on global accesses, and the command field specifies the SCI network transactions.



## 9.1.1 Node Word Field

of the second of the second of The contents of the node word field is essential if we want to minimize the delay through a node. The following affects the delay :

- 1. Time to recognize the target field and start receiving the packet.

المستجابون والأ

Time to determine acknowledge and response status.
 Time to switch local target and source fields.

Our goal is to include as much information into the node word as possible. We feel that the following MUST be included :

- Local target.
   Local source.
- 3. Start up information.

The local target and local source must be included because it makes node identification faster. Also, it makes it faster to swap the target and source fields on acknowledge and response.

In addition, start up information should be included in the header such that a mode can identify a start up packet by looking at the node word field.

Here is our proposal of what a node word field may look like :

15		 1	1	٠.	5		
Su	Glr		Local	Targe		Local	Source

'Su Start up bit. This bit tells the node that the packet contains a counter which contents will be the node's temporary id code.

Gir The global ring bit is used to inform a ring switch if the packet should be forwarded in the local ring or if the packet should be switched over to a global ring. Used only on global transactions, (see Ring to Ring Addressing section)

Local The Local target field contains the local target id. The local Target target id is the 6 LSB of the node id.

Local The Local source field contains the local source id. The local Source source id is the 6 LSB of the node id.

If we include the local target and local source in the node word, we only need to put the 10 M58 of the node id in the next two fields. The advantage of this is that, by using only 10 bits for the global target and source, we make room for 12 additional bits in the target word and source word fields.

# 9.1.2 Target Word Field-

The global target id field contains the 10 MSB of the mode id. The additional bits are used for other header information. On global accessor the global target and global source fields may be switched on an acknowledge and response.

15		9 ု	0
Bsy Co Old	Ack Gla	Global Tarnet	7

Bsy The busy bit is set if a node is busy (slave fifo is full).

Go. The go bit is used during ring arbitration.

Old The old bit is set by the ring master.

Ack The Ack bit is set if a slave has received a packet.

Gla Global access bit. This bit is set by a server when the

E.D.YA. CA 00-524 I 206690 acknowledge is sent to the client. The Gla bit informs a switch to forward the packet to a global ring. Used only on global transactions.

# 9.1.3 Source Vord Field

The global source id field contains the 10 MSB of the node id. The additional bits can be used for other header information. On global accesses the global target and global source fields may be switched on an acknowledge and response.

15.					9	)		 •	_
Sei.	5ci	Sci	Sci	Sci	Sci	Global	Source		_
_	<del></del>							 	-

SCI network bits. These bits can be used by the specific SCI network implementation. Switches may use these bits depending on the network configuration and the operation of the switches. Here are some proposed uses :

Switch id. We may need to address switches by providing a switch id. The reason for this is that a switch may need to remove a packet which it sent out, thus it must recognize its own packet. Also, other switches may be prevented from picking up packets. For ring arbitration, the correct switch must remove the acknowledge which is returned from a node or appears switch. another switch.

Busy retry. A switch may need to retry a packet a certain amount of times. The network bits can be used to hold the retry counter of a packet.

# 9.2 Comand Field

The command field contains the command from the client to the server.

# 9.3 Address Field

The address fields contains the 48 bit address within a node.

. .- .

SC:-10x0v88-doc23-010

# 9.4 Data Field


The data fields contains the data block to be transferred.

## 9.5 CRC Fleld .

The CRC field contains the Cyclic Redundancy Code.

# 9.6 Start Up Packet for Software Id Assignment.

Here is a proposed format for the Start Up packet which assigns temporary id codes  $\tau$ 



The extra don't care fields are inserted to make all headers the same length. The contents of the node word field is :

15	12	11					0
	5u-1	Local	Target-1.	Local	Source	0.1.2n	٦

At reset, all nodes have node id set to 1. The ring master has id code 0. The ring master sends the start up packet to its neighbor node. The neighbor node accepts the packet because its id is 1 and the local target id is 1. Because the 5u bit is set, the node increments the local source field and its temporary node id becomes the new contents of the local source field. The start up packet is now sent to the next neighbor and the same operation is repeated. When the packet has travelled around the ring, the local source field contains the number of nodes in the ring.

E.D.VA. CA 00-524 1 206697.


# 10. St Packet Usage

 A read request packet contains a header and an address part. A CRC code is attached to the end of the packet. When the slave acknowledges the packet, the address part is stripped off and the CRC code is attached after the header.

REO	•
Node Word	. *
Target Word	
Source Yord	ÀCK
Command	Rods Word
A147:321	Target Word
A(31:16)	Source Word
A(15:0)	Consanó
CRC .	_crc

 A read response packet contains a header, address part, and data part. On a cache coherence transaction, a pointer may be returned. The acknowledge packet only returns the header with the CRC code.

# RESPORSE



5C1-10Nov88-doc23-012

 Write request packets include a header, address part, and a data, part. The acknowledge packet only returns the header. The acknowledge packet is returned to maintain fair and fast arbitration.

> REO Hode Word Target Word Source Word Compand A147:321 A(31:16) ACK A(15:01 Node Word Date n Target Word. Source Word Date 0 Command CRC CRC

 Write response packets are needed to return the status of the tag bits and a pointer to the head of the sharing list. This is necessary during uncached write transactions.

# RESPONSE

SCI-6Jan89-doc31-00

٠A



NORSK DATA REPORT

January 1989

This report includes :

- . A Proposal for SCI Operation by Enut Aines
  - · Packet format
  - · Priority arbitration
  - · Use of acknowledge
  - Busy retry
  - Fault retry
  - Global SCI operations
- · Logical Lovel Proposals by Sjern Bakks
  - Brondcast Opdate
  - . \* Brondcast Invalidate
  - \* Packet reject
  - · Sequencing

SCI-6Jan89-doc31-p1

# SCI : A PROPOSAL FOR SCI OPERATION

Norsk Data A/S, Oslo, Norway January 6, 1989 by Knut Alnes

# 1. Packet Format

A packet is divided into a header, address, data and error check part. These parts are discussed in the next sections.

Meader
Address &
Date
CRC

# 1.1 Packet Beader

The packet header can be divided into four fields as shown below. The target word field contains information needed for packet routing and packet identification. The Source Word field contains the TO code of the sender. The Flow Control word contains mintermetion used to control the flow of packets. The command field specifies the SCI network transections.

Target Word
Source Word
Flow Control
Command

15


•			•				
1.1 Tarnet Word Pield							
e target word field contains rget of the transaction.	the	16 bit	identific	tion	code	for	the
				15	٠.		
TATGET ID						•	
1.2 Source Nord Field		•					
1.2 SOUTH AND THE							

# 1.1.3 Plox Control Pield

The Flow Control field contains information needed to control the flow of packets in a SCI network.

Source Word field contains the source id of the sender-

Source ID



Act.
The Ack bit is set by the target when a packet is received error free.

Bay The Bsy bit is set by the target if the node cannot accept the packet because its queues are full.

Old The Old Dit tweet by a ring cleaner to prevent endless circling of packets.

Tp1-Tp0
Tp1-Tp0 contains the coded transaction priority. We assume four priority levels. Tp1-Tp0 are set by the original server and are not easipulated by other nodes.

God-Gol
God-Gol are the priority Go bits used during arbitration. If the God
bit is sot, then the transaction has the highest priority. If the Gol
bit is set and God-Go2 are reset, then the transaction has the lowest
priority. He use four Go bits instead of 2 decoded bits to make the
manipulation of the Go-bits easier and faster.

E.D.VA. CA 00-52

Ra

If the Ra bit is 1, then packet Reject is Alloved. This means that the
packet is put into a sleve's processing queue but may later be
rejected from the queue and the transaction must be retried by the

863 FH PG 0814

1 206764

moster. If the Ra bit is 0, then pecket Reject is not allowed (See Bjorn Bakka's report for more detail) The Ra bit is set or reset by the master on a request.

The Receivediffroressing bit is used together with the Ra bit. For transaction where sequencing is crucial, the request packet contains Ra-O meaning reject is not allowed. The hp bit is set or reset by the slave to inform whether the packet may or may not be rejected. If the Rp bit is 1 in the acknowledge packet, then the request will not be rejected and the moster may issue a new request. If the Rp bit is 0, then the request may be rejected and the master must wait for the response before a new request may be issued. [See Sjorn Bakka's report for more detail)

Su Start up bit. This bit tells the node that the packet contains a counter which contents will be the node's temporary id code.

Pd
The packet delete bit is used during transactions accross several rings and switch networks. This bit informs the slave to delete the packet from the network. See the Global SCI Operations section for detailed use.

# 1.1.4 Command Pield

The command field contains the command from the client to the server. Also, the command field contains an identifier (previously called sequence number) which is used by the master to identify the response with the corresponding request.

O 15
Identifier Command

#### 1.2 Marges Pield

The address fields contains the 48 bit address within a node.

## 1.3 Data Field

The data fields contains the data block to be transferred.

> - C+01.02 \* ---- . . .

#### 1.4 CHE Pield

The CRC field contains the Cyclic Redundancy Code. See report by Ernst N. Kristiansen.

## 2. ECT Arbitration

In this cretien, we discuse two arbitration implementations. The first implementation is the round robin arbitration which we proposed earlier. The second implementation is an direct access implementation which removes the arbitration problem, but puts severa limitations on the network protocol. This implementation is mentioned because of its simplicity and in order to have two arbitration implementations which can be compared. The comparison will focus on arbitration time and transfer time in a ring network. After this discussion, we present simulation results for the round robin algorithm.

# 2.1 Round Robin Arbitration

In a ring, a node may be prevented from transmitting by other nodes. An arbitration mechanism must be developed to assure that each node in a ring has fair access to the network. The following proposal ensures a round robin arbitration where each node has fair access to a ring.

Use e Gc bit, located in the flow control word of the packet header, to disable or enable other nodes use of the network. Use the following algorithm:

- ). When a master transmits packet A, the Gc bit in packet A is reset to 0.
- 2. If another node in the ring wants to transmit, that node sets the Go bit in packet  $\lambda$  to 1.
- When the original master receives packet A (the acknowledge) with the Go bit set, that master is disabled from transmitting.
- 4. A disabled master may transmit when either :
  - 1. It has seen a packet with the Go bit reset to 0, and it is receiving idles.
  - It has not seen a packet with the Go bit reset to 0, but an excessive amount of idles (more than the number of words in the largest packet) is seen.
     This indicates that the node which set a Go bit somehow did not send a packet.

This algorithm requires that a master must receive an acknowledge such that it can be disabled if any other nodes in a ring are prevented from transmitting. In a multi-ring network, switches must also acknowledge packet reception. This means that switches also must be enabled and disabled from transmitting just like the nodes. Hence, both nodes and switches use the ring arbitration algorithm.

SCi-Guanay-00231-po

## 2.2 Direct Access Achitration

This implementation puts two restrictions on the protocol. First, only one pending acknowledge is allowed. Second, packet stripping is not allowed. The advantage of this implementation is that the arbitration time is always zero, thus a node has always direct access to the ring.

The algorithm is as follows :

- 1. Stort transmitting when the bypass fife is empty. If a packet is entering the node interface, the packet is buffered in the bypass fifo.
- 2. When the node receives the acknowledge, the bypass fife is emptied while the scknowledge packet is accepted into the slave fifo. This while the scknowledge packet is accepted into the slave like. It is leaves an empty bypass fifo after the transaction is completed. When a node is vaiting for an acknowledge, the bypass fifo can be empty or filled. However, after the scknowledge is received, the bypass fifo will ALMAYS be empty thus allowing the node to transmit another packet.

As mentioned, this implementation may not be useful because of the restrictions it puts on the network protocol.

# 2.3 Comparison between the implementations

There is a trade off between arbitration time to get access to the ring, and the transfer time once the packet is sent onto the ring. With zero arbitration time, which is the case for direct arbitration, the chance of filling up the bypass fifos is high. Since the bypass fifos are likely to be full, the transfer time is proportional to the number of filled bypass fifos.

higher erbitration time (which is the case for round robin) the transfer time will be lower because very few packets (most likely one or two for a small ring) will be in the ring at any time, and the bypass fifes will nost likely be empty. This is true for round robin arbitration if the ring traffic is consistently high and all modes want to transmit. If the ring has been "quiet" for a while, and suddenly several accesses are done at once, the arbitration time is low (zero) but the transfer time is likely to be higher because the bypass fifos . will be filled.

Below is an analysis of worst case arbitration and transfer times for the two arbitration implementations. The analysis is based on the following restrictions :

- Ring implementation Fixed packet length
- No busy packets
- No stripping of packets

If we take into account varying packet lenghts, busy retry and packet case discussion the analysis becomes more complex. Nowever, for a voret

1. Direct lecess.

5-1-0Jan89-doc31-p6

```
Worst case transfer time
```

Two . (N-2) . node delay . 3ns

where R e number of nodes in the ring and the node delay is the delay through the hypess file.

fr. No 10 nodes, node delay with bypass fifos full is 40 (80 bytes parket length) • 2 input register delays

Two . 8-42-205 . 67208

Worst case ambitration time

Total time - Two - Awc - 0 - 672 - 672ns.

If we use a round robin algorithm the following worst case (maximum use of the ring, all nodes want to send) situations can occur:

Worst case transfer time

Two . (N-2) \* node delay \* 3ns

Ex. N-10, node delay with bypass fifos empty [2 input register delays)

Twe - 8-2-2ns - 32ns

Worst case arbitration time

Awe . (H-1) \* packet length \* 2ns

Ex. N-10, packet length is 40 (80 bytes)

Ave - 9-40-2 - 720ns

Total time - Two - Ave - 32 - 720 - 752ns

Worst case everage arbitration time

Assuming parket length is 40 words (80 bytes) and node delay is 40-2ns - 80ns. In it the number of nodes. Take all request possibilities and divide by the number of requests.

At- 80\*(#-1) - 80(H-2) - .... - 80(0)/N - 80\*(#\*# - H(H+1)/2)/H - 80\*(H-1)/2

At - packet length \* 3ns \* (N-1) / 2

Ex. M-10, packet length is 40 (80 bytes)

At - 40\*2ns\*9/2 - 360ns.

As seen from the above comparison, the round robin arbitration may not perform all that bad even if the arbitration time may seem high. The

SC1-6Jan89-doc31-p7

advantage of this algorithm is that it does not restrict the protocol and that it can be applied to a priority scheme as well. The performance of a round robin arbitration still needs to be verified. Although we have done simulations on the actual behavior of the algorithm we lack testpatterns which shows realistic activity on a SCI network.

# 2.4 Round Robin Implementation

During simulation of the proposed round robin algorithm, we discovered a potential problem. This problem was related to the setting of the Go bit when a node wants to transmit. The problem occured when :

1. No packets are in the ring.

الإساسية للعاملان العالميكي الوالهوالي

- 2. Many nodes send a request onto the ring at the same time.
- 1. Each requisiting node sets the Go bit because it has more packets
- ). The  $\mbox{ Go }$  hit is set before the node has received an acknowledge on the request.

If no packets are in the ring and several nodes start to transmit at once, all nodes stop transmitting after receiving the acknowledge with the Go bit set. Since all nodes become disabled from transmitting, no nodes attempt to transmit another packet. After waiting for a certain number of icide cycles (more than the number of words in the largest packet; all the nodes start to transmit again, and the same procedure repeats. For a simultaneous ring accesses of this type the network usage will be low because many nodes start to transmit and then wait for a while before they transmit again.

By trying different strategies for setting of the Go bit, we discovered that the problem could be solved by vaiting for the acknowledge on the request before the Go bit could be set. This causes all the nodes to be enabled for transmission during simultaneous accesses and improves the network usage. The following code gives more dotail:

if Want\_To\_Transmit & Incoming\_Packet & No\_Pending\_Ack then
Set Go bit

Node is enabled for transmission
else if Ack\_Or\_Response\_Packet & Go\_bit\_Set then
Node is disabled from transmitting
else if Idle\_Count = Max then
Node is enabled for transmission

# 2.5 Priority Arbitration

We have our priority arbitration proposal on the previously discussed round robin arbitration using a Co bit. Instead of using one Co bit, we now extend our algorithm to four Co bits, one for each priority level. Transactions which are on the same priority level will follow the round robin arbitration. The flow control word of the header will contain four Go bits Cot-Got. These bits can be samipulated by any node while packets pass through a node interface. In addition, two transaction priority bits Tpi-TpO are used to tag the packet with the original priority. This priority is set by the original server only. The following priority levels can-be used:

ritority level	604	603	Co2	GOI
4 Critical	,	۰	0	
3 Real time	0	1	0	0
2 Foreground.	0	٥	1	0
		•		•

The four priority levels are coded in four bits for easy and fast manipulation. These bits will be set and reset as packets pass a node interface. We may not have time to decode priority levels and compare priorities so we save the incoming Go bits and set the outgoing Go bits while a packet passes by. The saved Go bits are then decoded and priorities are compared after the header has passed the node interface.

The priority arbitration requires the nodes to code their priority levels into the packet header using the Go bite. Nodes which sees packets with priority levels higher than their priority will be disabled from transmitting. Nodes with the same priority levels will follow a round robin arbitration. When a node with a high priority wants to transmit, it codes its high priority into the first packet it sees. The node accepting this packet will send out a small packet which travels around the ring once. This packet disables all nodes with lower priority. This priority increase packet is sent to assure fast arbitration for the high priority node.

- 1. When a node sends a packet, it codes its priority into the Gobits. This is done by setting all Gobits lover than its own priority. If the priority is ) then the God-Gol 0011. The Go-bito for priority level 1 and 1 are, set. to diable. nodes with these lower priorities. Gol is 0 to enable another node according to the round robin mechanism. This ensures round robin on the same priority level.
  - if Enabled & Incoming\_Idle then
    Start sending
    for I := 1 to Priority\_Level-1 do
    Go(I) := 1
- 2. If a node is disabled and wants to eand, then it sets the Co bit corresponding to the priority level of the node and all lower priority levels. If the incoming Go bits are 0011 and the node has priority 6, then the outgoing Go bits are 1111.
  - if Disabled & Wants\_To\_Send & Incoming\_Packet then
    for I := 1 to Priority\_Level do
     Go[I] := 1

E.D.VA. CA 00-524



# MISSING PAGE(S) FROM THE U.S. PATENT OFFICE OFFICIAL FILE WRAPPER

Page 9

Quality Patent Documents
2001 Jefferson Davis Highway
Arlington, VA 22202
Voice: 703-418-2777
Fax: 703-418-4777
www.patentec.com
info@patentec.com

(Note: This PATENTEC-generated page is not a part of the official USPTO record.)

SC1-6Jan89-doc31-p10

Our proposal for use of acknowledge is based on the following :

- A target and source field are located in the packet header. [see Packet Header section]
- 2. Use of CRC code.
- A node ONLY looks at the target field to determine if the packet in for him.
- 4. Strip of: address and/or data.

When a master transmits a packet, the packet header contains two id code fields. The target field contains the id code of the slave. The source field contains the id code of the transmitting easter. At the end of the packet, the master straches the computed CRC code.

A slawe OHLY looks at the target id code to determine if he should pick up the packet. If the target id is equal to the id code of the slawe, then the packet will be received. The slawe will then swap the target and source fields in the packet header. When the packet is returned to the master, it will pick up the packet beause the target field matches its id code.

Before the slave sends the packet back to the master, it must compute the CRC for the whole paket. The header will be delayed until the CRC is computed and compared with the CRC code at the end of the packet. If they match, the CRC code is attached to the end of the header and the packet is sent back to the master. Thus, the address and/or deta part is stripped off. If the CRC codes did not match then parts of the packet were damaged during transmission. Since the taxpet word or source word may be damaged, the packet should be removed from the network. This means that the original client will get a time-out and must retry the request.

When the master receives a packet, it looks at the target to determine if the packet should be picked up. If the packet is for him, the master looks at the ACR bit to determine if an acknowledge packet was received. If the computed CRC matches the received CRC, the acknowledge is lancinged correctly will the comparison indicates and error, the original request is retried.

## 4. SCI Packet Dange

 A read request packet contains a header and an address part. A CRC code is attached to the end of the packet. When the slave acknowledges the packet, the address part is stripped off and the CRC code is attached after the header.

REQ	
Target	
Source	
Flow Control	yck .
Conmand	Target
A(0:15)	Source
A(16:31)	Flow Control
A(32:47) .	Command
CRC	CRC

 A read response packet contains a header, address part, and data part. On a cache coherence transaction, a pointer may be returned. The acknowledge packet only returns the header with the CRC code.

# RESPONSE Target Source Flow Control Command A(t-15) A(16:31) A(32:47) Pt: Data 0

ACK
Target
Source
Flow Control
Command
CRC

SC1-6Jan89-doc31-p12

 Write request packets include a beader, address part, and a data part. The acknowledge packet only returns the header. The acknowledge packet is returned to maintain fair and fast arbitration.

> REO Targut Source flow Control Command A(0:15) A(16:31) YCK . A(32147) Target Deta 8 Source Flow Control Consend Date 0 CRC CRC

 Write response packets are needed to return the status of the tag bits and a pointer to the head of the sharing list. This is necessary during uncached write transactions.

RESPONSE

Target
Source
Flow Control
Command ACK
A(0:15) Target
A(16:31) Source
A(12:47) Flow Control
Ptr Command
CRC CRC

SC1-6Jan89-coc31-p13

## S. Buer Better

When a node receives a packet, but the node is busy, the target and source fields are swapped and the busy bit is set. The packet is then transmitted back to the sender. When the original easter sees a packet for him with the busy bit set, it has three possible options to follow:

- The asster can swep the target and source and send the packet through the bypass fifo. This is an immediate retry which effectively gives busy packets the highest priority.
- If the elawe fifo is empty, the master may accept the busied packet into the slave fifo. The master can then arbitrate and transmit the contents of the slave fifo when it is granted access to the network.
- 3. The master can remove the busied parket from the network. A copy of the request will be put into the asster fife and the master will arbitrate for access to the network. When access is granted, the master fife contents is transmitted and the busied request is retried.

We propose the use of option 1. Option 3 provides fair erbitration because the mester must arbitrate before it can retry a request. Also, this option is independent of the slave fifo being ampty or not. Since a master must save a copy of a request until it receives an actnowledge or a response, it can use this copy to retry a request.

The busy retry mechanism is applied to request, response, and acknowledge transactions. The benefit of swapping the id codes is that the sender always has control over the busy retry. The sender may delay the retry if it detects that a slave is very busy. Also, swapping of target and source makes the packet identification easier and faster.

# 6. Pault retry

Fault retry has raised such concern due to the complexity of ensuring that we do not cause sequencing errors. Some instructions must be processed in a certain sequence and it is essential that this sequence is not disturbed by retried transactions. We propose a fault retry strategy based on the following:

1. The master is responsible for retrying requests.

E.D.VA. CA 00-524

2. The alays is responsible for retrying responses.

3. The master is responsible for issuing requests in the correct order. This means that a master may need to whit for an acknowledge and even a response on a request before it can issue a new request. Bowever, these restrictions only apply to transactions which are eensitive to sequencing errors. For a detailed discussion on sequencing problems, see Bjorn Bakka's special report.

SC1-6Jan89-doc31-p14

4. The slave oust ensure that it does not execute the same instruction twice due to retried requests. This is not true for all instructions, but when sequenced instructions are involved this must be guaranteed.

One way to screen retried requests is to save a copy of all requests which have been executed. When an instruction is executed, a copy of the request is added to a lire of processed requests. When a request is retried, it must be checked spainst the list to see if it has already been processed. This comparison must be made by id code and sequence number. If the retried request is found in the list, then the retried request is ignored. Otherwise the request is processed. Request can be deleted from the processed list when an acknowledge on the corresponding response has been received.

This mechanism works well with our proposed four-phase handshake frequent-acknowledge, response-acknowledge). Also, the mechanism scales well as the number of pending acknowledges and responses increase.

# 7. Global SCI Operations .

This section explains the different transactions used during global accesses across a SCI network. The transactions which are explained are the same for read, write, and cache coherence operations.

the proposed transactions are based on the following :

- Pair ambitration must be maintained. On global accesses, an arbitration packet is returned from and to switches to ensure fair access for other
- The client is responsible for retrying requests. The server is responsible for retrying responses.
- 3. Switches look at the target to determine where the packet should be routed.

The advantages of these transactions are as follows :

- 1. Fair access is maintained.
- 2. Fast packet detection by only looking at the target.
- 3. Fault metry safe.


The proposed transactions are shown on the following pages.

# 7.1 Request - acknowledge operation

The following example is based on a client node and a server node with node ids as follows:


CLIENT Id - 5

SERVER Id - 7



## Request transaction

The three first words of the request transaction header is as follows :




### Arbit Transaction

The slave evitch looks at the target and determines that it must forward the packet to the neighbor ring. The switch then swaps the target and source and sets the packet delete bit (Pd) to inform the master to pick up the packet and delete it from the ring.

	Target - 5		
	Source - 7		
Ack-0		P6-1	·

E.D.VA. CA 00-524

SC1-6Jan89-doc31-p16



# Request transaction


The master switch which received the request packet from the CLIENT will now send the packet onto the neighbor ring. The Pd bit is reset. Mote that the target and source fields are not swapped.

	 Target - 1			
	Source - S			
Ack+0		•	74-0	

### Arbit transaction

The slave switch sets the Pd bit and swaps the target and source fields. The master switch picks up the packet by looking at the target and deletes the packet from the ring by looking at the Pd bit.

	Target - 5		
	Source - 7	,	
Ack-0	 		Pd-1



# Request transaction

The master switch which received the request packet will now send the packet onto the neighbor ring. The Pd bit is reset. Hote that the target and source fields are not swapped.


	Target - 7	
	Source - 5	
Act-0		Pd = 0

## Acknowledge transaction

After the SIRVER has picked up the packet, an acknowledge packet is generated. This is done by setting the Ack bit. The target and source fields are swapped and the 2d bit is set.

	Target - 3	
a i Nove de Alberta.	Source	ر رستين پيد
Ack-1		Pd-1

5C1-6Jan89-doc31-p18



# Acknowledge transaction

The master switch which received the acknowledge packet from the SERVER will now send the packet onto the neighbor ring. The Pd bit is reset. Mote that the target and source fields are not swapped.


	Target + 5	·
	Source • 7	
Ack-1		74-0

# . Arbit transaction

The slave switch sets the Pd bit and swaps the target and source fields. The master switch picks up the packet by looking at the target and the Pd bit.

	Target - 7			
	Source - 5			
Ack-1			Påuj.	1864 - 1864 - 1864 - 1864 - 1864 - 1864 - 1864 - 1864 - 1864 - 1864 - 1864 - 1864 - 1864 - 1864 - 1864 - 1864

SC1-6Jan89-doc31-p19



### Acknowledge transaction

The master switch resets the Pd bit.

	Target - S	
·	Source - 7	
Ack-1		Pd.0


# Arbit transaction

The CLIENT returns an arbitration packet to the master switch with the PC bit set. Note that the CLIENT does not swap the target and source when it receives an acknowledge packet.

	Target • 5				• .
	Source • 7	-	• .		
Ack+1			•	Pd+1	
المراجع المساورية والمسيورية المنات	.2		1 ".	े प्रसम्बद्ध	مين د دين از در د د نوانسين دين د دين

This completes the request and acknowledge operation.

# 7.2 Reaponts - actnowledge operation




### Response transaction

The SIRVER generates a response packet containing data and/or status information.


	Target - 5	
	Source - 1	
Ack-0	·	Pd-0

#### Arbit transaction

After the slave switch has picked up the response packet, the arbitration packet is returned. The target and source fields are swapped and the Pd bit is set,



E.D.VA. CA 00-524 -I 206782



# Response transaction


The master switch which received the response packet from the SERVER will now send the packet onto the neighbor ring. The Pd bit is reset. Hote that the target and source fields are not swapped.

	*	•	Target + S	
			Source - 7	
Ack-0				7d+0

# Arbit transaction


The slave switch sets the Pd bit and swaps the target and source fields. The master switch picks up the packet by looking at the target and the Pd bit.

Target - 7		
Source &	स्कृत करण्या सम्बद्धाः । प्राप्त	
ACR-0	Pd-1	



# Response transaction


The CLIENT picks up the response packet. It then sets the Pd bit and does not swap the target and source.




#### Acknowledge transaction

72.987.45-L----

The master switch picks up the packet and deletes it from the ring.



SCI-6Jan89-doc31-p23




# Acknowledge transaction

The master switch which received the acknowledge packet from the CLIENT will now send the packet onto the neighbor ring. The Pd Dit is reset. Note that the target and source fields are not awapped.


	Target + 7	
	Soutes - 5	
Ack-1		Pd-0

# Arbit transaction

The slave switch sets the Pd bir and swaps the target and source fields. The master switch picks up the packet by looking at the target and the Pd bit.




E.D.VA. CA 00-524



Acknowledge transaction

The master switch forwards the acknowledge packet onto the ring where the SERVER is located.



Arbit transaction

The server returns the arbitration packet to the switch master after setting the 2d bit and not swapping the target and source fields.

	Target • 7	
	Source + 5	
Ack-1		.  20-1

This completes the response and acknowledge operation. The transfer

Working paper

January 6.1969

# SCI: Logical Level Proposals

January 6, 1989 Bjørn O. Bakka Ernst H. Kristiansen

Norsk Data P.O.Box, Bogerud N-0621 Oslo 6, Norway Phone: +47 2 296796 FAX: +47 2 296796 Email: ehk@ndhq.uucp

#### 1 PROPOSALS

We propose a Broadcast Update bus operation and a Broadcast Invalidate bus operation. The data firm size of the Broadcast Update is 1 bit, 1 Word or any multiply of 1 Word up to 64 bytes.

To explirit all advantages of these broadcast operations, we propose to introduce a new cache state; Nothingvalid. Nothingvalid is similar to invalid by not containing a valid cache line. Su: Nothingvalid does not have a pointer to an entry with a valid cache line as invalid do.

We propose a Reject response which is a response where the corresponding request is not processed.

We projose that the master is responsible for the sequence control, and that we use the request/acknowledge transaction as the sequence control mechanism. To be able to handle the Reject response, we propose a Reject Allowed bit in the request and a Processing bit in the acknowledge to optimize the sequence control. Without the Reject response, these bits are not needed.

# 2 BROADCAST OPERATIONS

# 2.1 PURPOSE

The purpose of Broadcast Update/invalidate operations is to use the information already obtained during SCI-lists insertions, to decrease bus traffic and increase the ability to share time-critical data.

# 2.2 BACKGROUND

By using the SCI-list structure one emity is added to the list each time a cached load miss is done. Memory retains its previous state (i.e. Clean or Dirty). The new entry gets the state of the memory, while all the other entries in the list enter a Clean state.

January 6.1989

Each time a store miss is done, the new entry enters a Dirty state. The previous head enters an invalid state, while a Broadcast Purge is sent to the rest of the list. All following enters in the list delete themselves from the list, and the result of this is only two enteres left in the list.

The only time memory is updated with valid data after it enters a Diny state, is when a Diny or private head deletes itself from the list. The only way a Invalid for Uncached) entry can get hold of new and valid data, is to issue a request for the data.

The question arises whether this is the best (complexity, performance, etc.) mechanism for cached transfer, or if there are ways to improve this by making more broadcast operations available.

# 2.3 PROPOSAL

SCI: Logical level proposal

We propose a Broadcast Update bus operation and a Broadcast invalidate bus operation. The data item size of the Broadcast Update is 1 bit. 1 Word or any multiply of 1 Word up to 64 before

To exploit all advantages of these broadcast operations, we propose to introduce a new cache state: Nothingvalid. Nothingvalid is similar to invalid by not containing a valid cache line. But Nothingvalid does not have a pointer to an entry with a valid cache line as invalid do.

# 2.4 BEHAVIOUR

A Broadcast Update can be performed both on a Clean only list, on a Dirty/Clean/Invalid/Nothingvalid list, and on a Private/Invalid/Nothingvalid list, in a Clean only list, all entries retain their Clean state during a Broadcast Update. In a Dirty list, with data item size less than 64 bytes, no states are changed. A Broadcast Update with data item size equal to 54 bytes converts any list to a Clean only list. A Broadcast Invalidate operation converts any list to a Private/Invalid/Nothingvalid list with the master as Private.

A Broadcast Update bus operation starts with a transaction from the master to memory. This transaction is acknowledged by memory. The memory controller then generates a Broadcast Update transaction to the SCI-list head. In addition to the update data item, the transaction appetities where to send the final response. The broadcast propagates the SCI-list until the end of list entry which generates a response transaction to the master.

A Broadcast Invalidate bus operation can only be performed by a master not currently part of the SCI-list. It must first delete uself from the list.) The master starts with a transaction to manney specifying Broadcast Invalidate. The memory emircilier updates the pointer and state, and responds with the pointer to the previous head. The master generates a new transaction to the previous head, leaving this entry in an Invalid state. The broadcast traverses the rest of the list and leaves all entries Nothingvalid, it is misome respects similar to the Broadcast Purge operation, but the SCI-list pointers are intact.

The crucial point with Broadcast Update operations, is sequencing, it is important that when two Broadcast Updates are tissued at the 'same' time, the first to access memory, is the first to access the SCI-list at all nodes. If this is not true, the operations may not leave a consistent memory image behind. The easiest way to decide 'first' and 'second' is to use memory as a syncromizing barrier and not allow any out-of-order transactions to happen.

Another interesting thing about using memory as the syncronizing barrier, is that the memory controller may check if a Broadcast Update operation actually changes data. If it does not, the memory controller may inhibit the operation. This is a particularly interesting feature for the Used and Modified bits in a Page Table Descriptor.

SCI: Logical level proposal

Working paper

January 6.1989

### 2.5 INVESTIGATIONS

The reason to introduce a Broadcast invalidate, is to allow a master to grab and hold on to a cache line that is, and will be, shared by multiple nodes. While the master is working with that cache line, no one in the sharing list may easily get access to the data. When the master is finished, it updates all nodes with the new and valid data.

The use of Broadcast invalidate should be to restrict the access to shared data that is not resurteted by semaphores. That means for instance the access to shared data that is not memory tables. But the question remains whether there are other and cheaper methods to obtain the same functionality?

in the Broadcast Update bus operations, there are many ways to either schuralize or desentralize the responsibility of leaving a consistent memory image behind. It is possible to desentralize everything to the memory controller which immediately issues a response to the master. Or it is possible to sentralize everything to the master which issue point-to-point accesses.

in the Broadcast Update and invalidate Scheme, it is possible to include a Delete option. However, this seems to complicate everything quite a bit. Therefore we feel that the best solution is to exclude a Delete option, and any node that finds it should get off the list, perform the usual mid-list deletion.

# 2.6 BROADCAST UPDATE POTENTIAL PROBLEMS

### 2.6.1 Virtual Memory Tables

A potential problem by caching virtual memory tables, is pending writes, i.e. writes that have used the virtual memory tables for a successful physical address generation, but they have not yet updated the memory image. A node must not allow the tables used for a pending write to be invalidated before the write has updated the memory image. Below we present three methods that are able to solve the problem.

# Z6.1.2 Retry: Memory Mapping

- Som William Same

#### If (TLB\_Flush and Pending Write) Restart\_InsurPending\_Writel

If a node receives a request that in some ways demands a partial or complete flush of a local processor's Translation Lookaside Buffer, it restarts the pending write instruction. Now the physical address mapping is checked again. If no change has been done to the mapping, the write continue to update the memory image. If there has been a change, the pending write must be inhibited and the processor must rebuild the mapping.

### 2.6.1.2 Reject TLB\_Flush Request

E.D.VA. CA 00-524 1 206789

and the same of th

If ITE\_Flush and Pending\_Writel Reject ITE\_Flushi

Restarting the pending write may be painful in some cases. Another method is to Reject the incoming TLB Flush request. Le, send the request back to the master and let the master issue a new TLB Flush request later, I the meantime some measures can be taken by the target mode to assure that when the TLB Flush arrives next time, it will not be rejected again.

January 6.1989

#### Delay TLB\_Flush Execution 26.1.3

If ITLB\_Flush and Pending\_Write) Delay ITLB\_Clear Until (NOT Pending\_Write)

in some cases it might be advantageous just to delay the execution of the TLB\_Flush until all pending orders are finished. This is a potential deadlock situation, and must be watched very carefully.

A potential deadlesk may occur of the master of the TLB\_Flush is the slave of any of the pending writes. Most of these can be solved by implementing control that lets requests be processed independently of any non-completed operation. Another serious situation arises when this master of the TLB\_Flush is the slave of another TLB\_Flush. Most (all??) of these can be solved by letting requests be processed out of order.

# 2.6.2 Logical Level Deadlocks

We are not able to see that the broadcasts we propose, introduce any new deadlock situations. The reason seems to be that the broadcasts are done in a structured way using the memory. controller as a syncronizing barrier. This is the only new thing in this proposal. List insertion and deletion has no changes done to them.

# 3 REJECT RESPONSE

# 3.1 PURPOSE

المستناد والمتونية

The purpose of the Reject response is to return a SCI operation, that needs some kind of complexity from the slave to execute properly, to the master to simplify handling.

# 3.2 BACKGROUND

A slave must to a certain degree have an overview over the requests and the responses that it has acknowledged but not yet processed. Depending on how the queues are implemented and how the node acknowledges transactions, it must detect situations that does not conform to what is allowed on SCI and solve them.

For instance we can assume that the SCI definition specifies that a node must have a queue after requests and another for responses. To get better queue efficiency in-aspace entires design, this might be implemented as the same physical queue. If the node receives a request at the same time as it is waiting for a response, it enters a potential deadlock situation.

The node can solve this by itself by allowing the queue to be processed out of order. This implies quite a bit complexity to determine what is allowed to be processed out of order. Or the request can be returned (Rejected) to the master with the implicit message of trying again. This seems much simpler. Two CPUs interrupting each other at the same time, might encounter a attuation like this.

Another situation arises when one master (for example low priority) floods a slave with transactions so that no other nodes (higher priority?) gets access. If the SCI definition specifies fair servicing, this is not allowed. There must be some kind of protocol here to avoid this.

Working paper

January 6.1989

A simple solution seems to be for the siave node to know the origin of all the requests in the queue, and to monitor the incoming transactions. If it detects that one low priority node is flooding fixed and that it has to busy a high priority transaction. If grabs one of the flooding transactions and return (Reject) it to the master. The implicit message is to keep quiet for a little bit. A low priority DMA device and a high priority CPU may encounter a situation like this at the memory.

# 3.3 PROPOSAL

We propose a Reject response which is a response where the corresponding request is not processed.

# 4 SEQUENCING

# 4.1 PURPOSE

The purpose of conveying different ways to provide sequence control, is to be able to provide both simple flow performance) and complex flugh performancel sequence control, but still using the same simple and high performance scheme for SCI operations not needing sequence control.

### 4.1.1 Background

SCI list! does not guarantee that the sequence of transactions received by a slave is the some sequence as transmitted by the appropriate master. However, there are some operations where the sequence of which they are carried out at the client, is important.

Let us assume two uncached accesses to the same memory location. Before we start, the memory location contain the value M. The first access to be executed to a write with the value W. The second access to be executed is a read, if the read is executed before the write, an incorrect M will be returned instead of W which is correct.

The sequencing is also important in some SCI-list operations, in Broadcast Update it is necessary that a later update does not by-pass an earlier update any time during the list traversal.

## 4.1.2 Proposal

We propose that the master is responsible for the sequence control, and that we use the request/acknowledge transaction as the sequence control mechanism. To be able to handle the Reject response, we propose a Reject Allowed bit in the request and a Processing bit in the seknowledge to optimize the sequence control. Without the Reject response, these bits are not needed.

# 4.1.3 Behaviour

Each master has a maximum number of possible outstanding requests, equal to the number of different identities. The master is responsible to do the checks to make the decision whether or not sequencing is needed. In case is it, the master takes the action that guarantees that the 'early' operation is executed before the late' operation.

SCI: Logical level proposal

Working paper

January 6,1989.

The request/ecknowledge bandshake is supposed to be the sequence control mechanism. But with the possible Reject response torolved, this is not enough.


So with each request we have a bit. Reject Allowed, which is a indication whether or not this is a sequence sensitive transaction. The slave acknowledges with either Processing or Not Processing. It can either static acknowledge Processing or Not Processing, or a may set this status according to the request (if it has time).

The intention is that if a place answers with Processing, it is not allowed to perform a Reject response. All potential deadlocks and servicing and so on must be solved by the stave itself. However, if it answers with Not Processing, it is free to issue a Reject response on that transaction at all times (regardless of the Reject Allowed bit).

#### Cache Write Coherence Read Operation Operation Operation Request Request Request Header Header Header Address Address Address <del>020</del> 8 Ack Data Header Header 9 **C**RC **CRC** Ack Response Header Response Header Header CRC Address Response CRC Header Data Address Header 92 **CFC** CRC Ack Header Header **C** 8 E.D.VA: CA 00-524 1 206793

\_\_\_\_SCI ---- Packet formats





Ack Set by slave in acknowledge packet

Bsy Set by busy node

Old Set by ring cleaner

Tp0-Tp1 Transaction priority (4 levels)

Go1-Go4 Request priority (4 levels)

Ra Reject from slave's processing queue allowed


Rp Transaction is Received and Processed


Su Used during startup and node ID assignment-

Pd Packet Deletion


SC1-6Jan89-doc32-p9


# =SCI — Arbitration — OO #O







# \_=SCI \_\_\_\_ Arbitration \_\_\_\_O





# =SCI - Priority Arbitration - ○○ \*\*








Stop all nodes with priority < 4 Send priority increase packet


\$C1-6J800>-00C32-014

# \_\_\_SCI - Priority Arbitration - O












SCI-6Jan89-doc32-p14






E.D.VA. CA 00-524









SC1-6Jan89-doc32-\$16

# \_\_SCI — Response - Ack — ○○量○





5C1-6Jan80-doc32-p17







# =SCI ── Reject ──○米〇





# = SCI -- Broadcast Update -- OO NO







E.D.VA. CA 00-524 [ 206805

\_\_\_SCI — Broadcast Invalidate — OO #

New state : Nothing Valid (N)



After Broadcast Updaté (Item size = cache line size) :



To appear in Europus Contenence Proceedings, with in 9,10 in of May 1969

### Scalable Coherent Interface

Ernst H., Kristiansen Krut Alnæs Bipm O. Bakka Mart Jensaen

\*Dolphin Server Technology A.S. Oslo, Norway

#### Abstract

The Scalable Coherent Imeriace (IEEE P1596) will establish an interface standard for very high performance multiprocessors, supporting a coherent-memory model scalable to systems with up to 644 nodes. This Scalable Coherent Interface (SCI) will supply a peak bandwidth per node of 1 GigaPyrasecond. The standard will facilitate assembly of processor, memory, VO and bus adapter cards from multiple vendors into massively parallel systems with throughput high above what is possible today.

The SCI standard will encompass two levels of Interface, a physical level and a logical level. The physical level will specify electrical, mechanical and mermal characteristics of unmeeters and cards that meet the standard. The logical level will describe the address space, data transfer protocols, cache coherency mechanisms, synchronization primitives and error recovery. In this paper we will address logical level issues such as packet formats, packet transmission, transaction handshake, flow control, and cache coherence.

### 1 INTRODUCTION

The Scalable Coherent Interface (SCI) Project started in November 1987 as a study group under the Microprocessor Standards Committee (MSC) of the Technical Committee on Mini and Microcomputers in the IEEE Computer Society. Paul Sweatey was the chairman for the study group that used the working name SuperBus. In July 1988 the status of the study group charged to project and the name Scalable Coherent interface with adopted. Chairman for the project is David B. Guistayson [1, 4, 5].

The objective of the SCI working group is to define an interconnect system which scales well as the number—simetisched processors incresses, provides a subherent memory system, and defines a simple interface between modules.

In order to achieve our goals, we quickly discovered that a traditional backplane bus could not be supported by this standard. Today's buses are limited by the distance a signal must travel and the propagation delay across a backplane. In asynchronous buses, the limit is the time needed for a handshake signal to propagate from the sendor to the recolver and for a response to return to the sendor, in synchronous buses, it is the time difference between clock and data signals which originate in different places.

Transmission lines in backplanes are disturbed by connectors, and variations in loading as the

number of inserted modules varies, makes the use of a baciplane bus less attractive, in addition, a baciplane bus can only service one request at a time and therefore becomes a bottle-neck in multiprocessor systems.

The SCI working group attempts to solve these problems by defining a radically different intercorrect system. We are defining an interface standard which enables a system integrator to connect his boards into a network of many different configurations. These configurations may range from simple rings to complex munistage swaching natworks.

The Interface standard defines a point to point communication between neighbour nodes reducing the marinishing frequency. A point to point this will consist of differential ECL lines, allowing high speed transfers of 1 (bytersecord, A link is 2 bytes wide making the literaco very simple. Small packets carry data from node to node across these links. Buffering in the node interfaces glower many simultaneous requests, making SCI well suited for high performance multiprocessor systems. The SCI transferd allows up to 64K nodes to be connected to a network and, should provide the next generations of computers with sufficient interconnection handwith.

Cache coherence is an important part of the proposed standard. Current mechanisms prove insufficient when the number of processors increases dramatically. This calls for a new

Address: Dolphin Server Technology A.S.

approach to the cache consistency problem. The SCI working group is defining a distributed directory scheme where processors sharing cache lines are sinked together by pointers. The benefit he a cachi coherence mechanism which scales well.

High voturne products, using the SCI standard, is expected to become available in the second half of the 1990 is. Figure 1 gives a rough estimate for votumes of board level products [2] in the future.




Figure 1, Technology trends

The tollowing sections will provide more insight into the solutions which the SCI working group is currently pursuing. The next section will describe different configurations for an SCI system and emphasize on interfacing to different networks. The packet formal and packet transmission is described in section three. In section four we will tocus on the mechanisms for packet flow control. Section thre gives a brief overview of the cache coherence model. Finally, we will briefly discuss the standardized Control Status Registers space and the status for realization in silicon.

## 2 CONFIGURATIONS

SCI supports multiple configurations, ranging from simple, low cost implementations to high performance, high cost systems. An important property of SCI is that it includes hooks to above several different implementations to reside simultaneously in a system. This is done by separating the interfacing node from a transporting network. A view of a system is illustrated in Figure 2.

#### 2.1 SCI viewed by a node

An SCI node receives a steady stream of data and transmits snother stream of data. These streams

consist of SCI packets and die symbols A node is responsible for operating on these packets and die symbols according to the SCI standard. To do that, a node may have the construction shown in Figure 3.




Figure 2. SCI Configuration.

When there is no traffic on the SCI network, a node receives lide symbols. Since the utilization is zero in this case, all nodes are free to transmit. The idle symbols convey this information to the nodes. In case the node has nothing to send, the output consists of kile symbols only.




Figure 3. SCI Interface.

When a node receives a packet, it checks the packet destination. If the packet is not destined for that node, it is muted to the bypass title and transmitted again. However, by this retransmission the node is able to inform the SCI system whether or not it walks for a permission to send. This information is divided between the packet header and the (minimum one) idles separating each

E.D.VA. CA 00-524

packet. The ambiration, priority and torward progress schimes are enforced this way,

When a node receives a packet which is destined for 8 (and 8 is ready to accept 8), the packet's main body is routed to the input 80. 8 says there until the node has time to process a further. The packet's hearier is routed to the bypass fito and assembled into an recho packet. The ecro is transmitted and pictod up by the packet's sender. This method is used to assure that the arbitration, priority and forward progress schemes are independent in the physical position of any mode.

The SCI system uses kilos, packet headers, and echoes to permit transmission of packets. A node which is granted network access and which has empty bypass fite, is allowed to transmit a packet. Since many nodes may have network access simulaneously, multiple nodes may transmit at the same time. This comercion is solved either by butleting in the network or by filling the bypass fito other transmitted models? of the transmitting node(s).

# 2.2 SCI as a network

SCI can be configured in many ways. However, there are two basic structures - the ring and the switch. The ring implementation is the simplest. In a ring, nodes pass packets to their neighbour. In such a structure there are no active components except the nodes. This means that the nodes themselves have to control the arbitration, priority and fercent represent expenses. and forward progress schemes.




Figure 4. Pang network.

A switch looks at the destination address and mate A switch boots at the documents and route the packet to the destination at ence. A evilching structure can be of various complexity, including his crossber switches and butterly switches. In a switching structure priority and tonward progress schomes can be done by active switches. The node interfaces are the same in both a ring and a switch implementation.




Figure 5. Switch network.

#### 2.3 Interconnect to other buses.

Another important feature of SCI is the ability to interface to other buses. To a centain extent, SCI operations and cache states are defined to eccommodate other buses.

A bus convener is defined with a unique address. A bus converter a delined with a unique access. The bus converter node is responsible for conventing SCI operations into native bus operations. Two cases are handled with special care, bus botting and cache coherence.

Most backplane buses accommodate a unique read-modify-write operation to manipulate semaphores and other critical data. During the sea operation, a book signal is asserted inhibiting the use of the bus until the data is written. Since SCI is defined with a four phase transaction protocol with no guaranteed delivery in order, the lock is executed as a single SCI operation.

Some bus protocols also incorporate a cache coherence scheme. Most of them use a shooping contented streams, worst or users us a suspany scheme where bus interfaces, monitor all bus activity and update their cache states accordingly. In SCI this is not possible since it has a different interconnect structure.

### 2.4 Scalability

A significant espect about SCI is scalability. It will be possible to have a simple, cheap system with the same basic properties as a high performance one To achieve this, a large and important task of the SCI working group is to assure that enough, but not too much, functionality is included in the standard.

A simple and cheap system can be connected as a ring. The traffic will only consist of single priority level packets. This results in round robin probration. A requesting node has only one packet ountanding of any time, but 8 supports separate request and response queues. A responding

> E.D.VA. CA 00-524 1 207744

- - 4. TO.

node is only able to handle a single request at a lime. If the node is busy, requests for that, nucle is kept waiting by circulating in the ring.

A more complex, but still lainly cheap, system can be a switching network built of elements like the butterily switch. The network is harrywised and a node can unity be plugged this a cenain location. This kind of network is able to handle more traffic and multiple outsitending requests are supposed by a requesting node. There is no mund mobin arbitration scheme but multiple priority levels instead. The switches uses these promies and the traffic load to decide the packet multipl. The switch issues idle symbols according to packet priorities and network loading to control the packet flow. In case of evertilow, requests are returned to the requesting node to slow down the packet sending rate.

The most complex system considered is a combination of rings and self-configuring switches. The rings are used between nodes which require low latency and where the ring bandwidth is sufficient. The switches are used as interconnects between local rings. The switches are intelligent and support a dynamic network where a node can be plugged into any socket. The network also supports we insertion and withdrawat.




Figure 6. Packet format,

#### 3 PACKET FORMAT

Figure 6 shows the current packet formal. The width of a packet word is 16 bits, in addition, a flag indicates that a packet is being received or transmitted. Each word in the packet is clocked with a differential clock line. A node receives bytes at a rate of 500MHz resulting in a network-bandwidth of 1 Gbytersecond.

A packet consists of three main sections; a header section, an address and data section, and an error check word. The linst 16 bit word of the header contains the id code of the linal receiving node. By booking at the first word of a packet, a node can curicity determine if the packet is addressed to that node. During routing through an SCI network, intermediate nodes and switches look at the target word to determine where to note the packet. The second word of the packet contains the id code of the sender enabling the receiver to feturn a response back to the tomes sender.

A detailed header format is shown in Figure 7. The control word of the header controls packet flow and network access. Priority arotisation is supported with round robin arbitration on each level. Flow control and arbitration will be discussed in more obtail in a later section. The command word of the header contains the transaction command and a sequence number. The sequence number is a lag to identify a packet. A node connected to an SCI network may send many requests (currently 256), before a response is received. This transaction pipeline can cause responses to be returned out of order, and therefore a sequence number is needed to identify a response with the corresponding request.




Figure 7. Header format.

The command field contains the command a receiver must execute, in a hybical SCI network, a command, is, expelled to a contro-their Suggested exche line size in currently 64 bytes. However, manipulations on smaller and input data sizes are also supported. The commands can be divided the cache coherence operations, lock operations, DAIA operations, and I/O registers operations. The cache coherence operations manipulate a linked list structure used to maintain a coherent memory image.

The target word and the three first address words define the 84 bit SCI address. The data part may contain data ranging from 16 to 256 bytes, When a packet is transmitted, a cyclic redundancy code (CRC) for the packet is computed, and this code is aniached after the last word of the packet. The CRC that will be used is a "serial-parallel" version of the 16 bit CCITT-CRC.

In an SCI retwork, a node is addressed by a 16 bit identification code. This allows 64k nodes to be stached to the network. As explained above, the 16 bit target id code is located in the first word of the packet header. This allows for easy detection, and a decision to pick up the packet can be made tast. When a node is thout flap is assented, it knows that a packet is emering the node insertace. If the target id of the packet matches the id code of the node, and the node is input file is empty (see Figure 3), the packet will be accepted the the front flow while the packet is being accepted, a CRC to the packet is computed. When the packet has been received, the computed CRC code is compared with the CRC code at the send of the packet. If they match, the reception is completed. Also, while the packet is being accepted, the commerce of the bypass flowing be transmitted.

If the input life is not empty, the busy bit in the control word of the incoming packet is set, and the target and source words are swapped. The busied packet is then seen back to the original sender. The larget and source fields are swapped such that the original sender can easily detect that the transaction was busied.

#### 3.2 Packet transmission

A node may transmit if the bypass file is empty (see Figure 3) and the mode is granted network access through the flow control mechanism. Before transmission, the packet is put into the output IIIo:

Transmission starts by putting the target word onto the output flag is high as long as the packet is being transmitted. While the node is transmitting. CRC code for the packet is being computed. This code is smached at the end of the packet start the code is smached at the end of the packet start the output flag goes low. If a packet is entering the node interiace during transmission, and the packet is not for this mode, the packet is put importing bypass file until the transmission is done. The size of the bypass (So must therefore be the same as the maximum packet size to avoid the evention.

#### 3.3 Transaction handshake

SCI supports a transaction pipeline up to 258 transactions deep. This means that a node may send up to 256 requests without waiting for a response. The current transaction handshake response. The current transcroun handshake consists of request, response, discard and complete transactions as shown in Figure 8. When the request is transmitted, it is tagged with a sequence number. The id code of this sender and The sequence number uniquely identity a packet in the SCI network. When a receiver accepts a packet, the sequence number in the request packet is saved: The receiver will add this sequence number to the response packet when the response is transmitted back to the sender




Figure 8. Split transaction handshake.

In a packet switching network the SCI, transmission errors cause many problems. Usually, transmission errors are handled by a time-out mechanism attowing the sender to retry a transaction it no response has been received within a time-out transactions can cause severe problems when pipelined transactions are used. When pipelined-transactions are retried, the transactions are no longer issued in order and this may cause incorrect operation. Even it the ratified may cause incorrect operation. Even it the retried requests do not cause incorrect operation due to and of order execution, duplicate retried requests can. If a transaction is accidently processed twice incorrect operation may be the result.

Usually, the out of order execution problem is solved by allowing the neceiver to accept packets in sequence number order only. This mechanism is known as sliding windows and works well when the known as sticing windows and works wat when the number of nodes is small or the complexity can be large. However, SCI supports up to 64K nodes each with a 256 deep transaction pipeline, and it would be too complex to implement a sliding window protocol, instead, we rely on the sender to make sure that transactions are executed in order. "Toks impatial that the "dender" must detect when the sender to make sure that the "dender" must detect when retried request can cause sequencing problems. In this case, the sender does not issue a new request before a response on the previous request has been received. This case can be optimized if we use an optional acknowledge on the request. This allows the sender to issue a new request after the acknowledge instead of walling for the response.

Duplicate retried requests may also cause problems and must be processed correctly. When a receiver accepts a request, it adds a transaction bendfair to a resy screen list as shown in Figure 9. If the response on that request is damaged, the original sender gets a time-out and retries the request. However, the retried request is found in

the remy screen list and is therefore ignored. When a sender receives a response, it issues the discard transaction which removes the transaction identifier from the remy screen list. This transaction is continued by the complete transaction. This handshake and the use of a retry screen guarantees that the same requests will not be executed heice due to retries.




Figure 9. Node Interface.

#### 4 FLOW CONTROL

in SCI, flow control of packets is needed to maintain high throughput and to resolve potential problems as many packets exist in the network at any time. The flow control issues discussed in this section are arbitration, deadlocks, servicing, and congestion.

والمناوية والمناوية

As explained earlier, a node may transmit when its bypass-file is compactified are that up to 2000 nodes may start to transmit at once slowing 6400 packets to exist in the network. However, it is possible that a node connected to a ring may not be able to transmit because its bypass tile will never be empty, in order to evold this an arbitration algorithm is developed which ensures that all nodes have access to the ring. Our current algorithm is based on a priority scheme with round robin arbitration on each priority level. Up to 75% of the network bandwidth may be used for high priority transactions while the rest can be used for talk accesses. The priority level of a transaction is coded into the control word of the packet header as shown in Figure 7.

Any other node which wants to transmit and which has a higher priority, marks the header of a passing packet. This informs the receiver of that packet that enother node with a higher priority wards to transmit. The receiver then casues offe symbols which stop other nodes on how revers from transmitting and start nodes on the new prority level. The offe symbols are cycles between paciets when the flag is low. By using the symbols and information in the packet hosder, the above arbergion scheme can be implemented.

Another objective of flow control is to prevent seatlocks. An incoming request may prevent a response from being serviced, thus creating a deadlock situation, in order to solve potential deadlocks, separate request and response queues are added to each incur and output life as shown in Figure 9.

Servicing and congestion are based on the objective that no transaction should ever be prevented from genting through to a destination. This is especially imponers in a munistage switch network where many nodes may compete for the same resource. Currently a reject mechanism allows a node to throw out transactions from the input queues in favour of other transactions which have problems getting through the network. Also, a node may selectively pick up the transactions a wants to process in order to quarantee that a node

# 5 CACHE COHERENCE

High performance processors need local caches to speed up memory access. In a multiprocessor environment, this leads to potential conflicts, because many processors may simultaneously wars to cache local copies of shared data.

Cache coherence protocols define mechanisms that guarantee consistent data even 8 data is cached and modified in local processors. The SCI definition supports a cache coherence protocol which is hardware-based, thus reducing the programmers software effort to secure constitency, and also reducing oparating system complicatly.

Many existing cache coherence protocots use a snooping technique and rely on operations like broadcast and eavesdrooping to guarantee data consistency. In a large high speed distributed system, the broadcast-operation is indirective at best, and eavesdropping is impossible to implement because it requires a bus common to at processors in the system. Since a highly scalable interconnect system is one of the main objectives in defining the SCI, these and similar mechanisms are indifficient.

Work has been carried out to identity a directorybased cache coherence protocol [8] with distributed proporties, where all the nodes with cached copies participate in the control. The

> E.D.VA. CA 00-524 1 207747

- . 16.23

principle is that every sharable block in memory is associated with a list of processors sharing historic. A minory block is usually the size of a cache line which is currently 64 bries. Every block has a tay which includes a pointer to the processor at the head of the list. Each processor cache lag has a pointer to the next node sharing that cache line. In effect, all nodes with cached copies of a memory-block, are linked togotherity librar pointers. The nodes have a forward pointer and a backward pointer to connect them with the previous and next node in the list. The resulting double linked list is shown in Figure 10.




Figure 10. SCI sharing list.

This distributed list concept ensures good scaling properties. Even it the number of modes in a list grows dramatically, a corresponding increase in memory ting size is not needed. All that is required is two polimer locations associated with every cached block in a node.

The list pointers are actually the network addresses for the processors. When a node accesses memory to get a copy of shared data, it provides memory with its own address. If there is currently no nodes with cached copies, the requesting node is made, the head of a new, list, and, memory stores the node-address in the lag for this block. It however, there exists nodes with cached copies of data, the pointer to the head of the sharing list is returned from memory to the requesting node, and this node now inserts listed at the head of the list. If the data was locally modified by the previous list head, the now head must get data from the old head, mither than from memory.

The nodes in a linked list will typically have read access to shared data. Whenever a node wants write access, it delines itself from the list if it were already a part of it, inserts listelf from the less till were already a part of it, inserts listelf at the head of the list. Write access its restricted to the head node only.

All bus operations concerning cache coherence are implemented in the standard packet formal describer above.

#### & CONTROL STATUS REGISTERS

The Corarol Status Registers (CSR) is an imponant part of the proposed standard. The CSR definitions are essential for all initialization and exception handling. Parts of the CSR must be SCI opecific, but the majority of the necessary definitions can be common with other standards [9]. IEEE MSC has approved a request for a standard project for CSR. The CSR standard will be coordinated for Funtrebus, Rugged Bus , Serial Bus and SCI. One will also by to coordinate with the ongoing CSR activity for VME-bus.

#### 7 REALIZATION

Realization in real systems is important for acceptance of a defined standard. Therefore the first implementation will be done in parallel with the standards zilon work.

So far we have done measurements that ensure us that it will be possible to make implementations for 1 digabytersecond transfer rate. The length of a maximum distagacket will in the first implementation be limited to 64 byte (i.e. a cache line). The node circulty will be made as an ASIC in advanced ECT. The actual configuration will be a ring structure with high performance CPU's, large main memory and low performance buses for VO-functions. We expect to have prototypes working next yes.

#### B CONCLUSION

This paper has presented an overview of the objectives of the SCI working group, and the solutions which are currently being pursued. Scalability of a system is a key aspect as many high performance computer manufacturers are moving towards stope multiprocessor systems. In order, to "calificational aspectations must have good scaling properties. Also, for a system to be both cost effective and to support high performance solutions, a is hocessary to separate the moduli mariace from the interconnect implementation.

We feel that our current proposals meet these objectives. The SCI project is moving rapidly and has stracted participants from many of the high-performance computer companies. The proposed architecture appears to be technically achievable based on technology available today.

If you would but to participate in this work, or if you would but more detailed information, please contact one of the authors or the chairman for the project:

David B. Gustavson, IEEE P1596 Chairman Computation Research Group, bin 85

Stanford Linear Accelerator Cemer Stanford, CA 94309, U.S.A let: (415) 928-2863 lax: (415)323-3626 Emait: DBG@StACVM.brinet

#### 9 ACKNOWLEDGEMENTS

Many people have already contributed to SCI's development; though we cannot list them all, we wish to autonowledge a few contributions which seem to us to be particularly significant.

David B. Gustavison of Stanford Linear Accelerator Center is chaliman for the IEEE P1596 (SCI) working group and the driving engine for the standard. He has tong experience with standard buses, specially Futurebus and Fastbus.

David V. James, originally of Hewlett Packard and recently of Apple Computer. He has brought great insight into the appropriate system archaecture for Sci's needs, from register and 100 architecture to distributed cache coherence and forward progress. David is conditioned for the Logical Task Group and has written the majority of the working documents. He is also the contact man for the conting working group for CSR.

Paul Sweazey, originally of National Semiconductor and recently of Apple Computer started the SuperBus study group and he was the coordinator for this until the SCI working group was organized. Paul has also brought a thorough understanding of the cache coherence problem, due to his work coordinating the Futurebus Cache Coherence task group.

Paul Bortil of National Semiconductor, Futurebus Chalman, helped pushing the goals to much higher bandwidths and increased parallelism through the use of swaches instead of shared huses.

John Moussouris, a colounder of MIPS Computers, has provided critical insights into the directions we need to take in order to rendezvous with future technology, has helped put us in touch with the appropriate expens, and has helped expose problems and errors in various models.

Phil Porting of Cern in Geneva has provided effective and vital communications and redistribution to the many European participants.

Hans Wiggers of Hewlett Packards Laboratories has helped us examine various physical layers, and is coreldering the implications of an optical tiber implementation of SCI.

. SCI-Feb89-doc52-p8

#### - References

- D.B. Gustavson, D.V. James, J. Moussouris and P. Sweazey, "The Scatable Coherent trentace Project (SuperBus)", Draft of August 22 1988
- P.L. Borrs \* YMExis The Next 5 Years\*, YMEbus in Research, October 1988.
- D.V. James, "Scalable VO Architecture for Buses", COMPCON 1969
- D.B. Gustavson, "Scalable Coherent Interface", COMPCON 1989
- E.H. Kristlansen," IEEE SCI (P1595)", VMEbus in Research, October 1988
- AAganval, R.Simoni, J.Hennessy and M.Horowit, "An Evaluation of Directory Schemes for Cache Coherence", 15th International Symposium on Computer Architecture, June 1988.

# Four-Phase LSI Logic Offers New Approach to Computer Designer

Les L. Boycei Joseph P. Murphy

Four-Phase Systems, Inc. Cupertino, Childrenia

The application of fourth-generation electronics to computer design has forced new approaches, particularly in minimized and shortened data paths. The newest development, MOS/LSI, calls for a new 40 logic that focuses the designer's attention on areas not previously critical. Unfortunately, very little information describing actual working 44 LSI hardware designed for a total system application is available. What information is available in principally military-oriented with officient only a minor consideration. This discussion consideration the discussion consideration. This discussion consideration the system architecture to minimize cost. The device described is the main LSI block of a low-cut fourth-generation commercial computer system which is currently in pilot production.



Lee L. Beyord I: Presenter and projector of Pour-Plans (pythone, bas, fix wise server o street) but histol resemblanter and is longuly responsible for harring brought this rescept to Employmentation in an assessment expense police. He restrict a BJLS. and as MLBLS. them is the University of Muslips.



Jessph P. Hurshy is manager of beniconductor Operations for Popt-Phase Syrvess, feet, where is it responsible for trendeling design of longiest specificus; this coloud interpated shreat form, and was a prime marge in the development of the logic concept. He are studied as See See State Coffage and the University of Connecticut.


#### WHAT IS 40 LOSICT

Four-phase device design refers in an MOS circult technique in which the zero and one logic levels are generated by charging and discharging small data-holding node capacitors with a sequence of four clockpulses. The node capacitors (including the issuest capacitance for 10 to 20 gates) are typically only 8 few tenths of a pirofarad. In addition, the devices are charging and offering in addition, the devices are charging and offering in the context are manufacturable in sizes no smaller than approximately 30 kilohom, which results in a typical logic gate delay of 10 to 20 nanoseconds at a few microwatts of CVP power. Due to the small device sizes, gate densities are about five times greater than those of the more common integrated circuit type of logic. Combined with an order of magnitude of improvement in the speed-power product, thus makes 49 design an extremely powerful LSI technique. The disadvantage of using this design—the four continuously-operating clock drivers required—to of minor importance in complete systems such as sless computers.

computers.

The secual operation of \$6 logic is at follows. The slock inputs, which are a sequence of four pulsas (Fig. 1) are connected to a typical inverter gate (Fig. 2). At \$65 comes up, Q<sub>1</sub> and Q<sub>2</sub> are turned on and the output data capacitor, C<sub>2</sub> is charged to the clock voltage. \$65 then returns to ground letel, supplying a potential ground path for discharging C. Next, when \$4 comes up and turns on Q<sub>2</sub>, the "one" level left on C will be discharged to a "zero" level

141






Fig 2 Typical MOS/LSI inverter gates




Fig. 3. The architecture of most 16-bit minicomputers on the market is somewhat similar to this configuration. There are almost 400 interconnection points for find prints, along




Fig. 4. Reorganizing the elements in Fig. 3 and adopting a single bidirectional data but technique, the number of data lines pessing through the critical point is reduced to 16. The data interconnection to the right of this point may now be grouped for integration into an LSI chip

if the input to  $Q_a$  is a "one" level. The output data capacitor is then stable for use in later gate times  $\mathfrak g1$  and  $\mathfrak g2$ . Note that the conditional discharge gate,  $Q_a$  shown here as a simple inverter, may be replaced by a complex group of AND, OR, and invertigates.

# TYPICAL COMPUTER ARCHITECTURE

A typical 16-bit minicomputer is thown in Fig. 3. The number of registers or exact data flow configuration may be slightly different, but most computers conform to this general structure, In examining the atructure to determine the type of subsection partitioning which would be best for this LSI matchine, it becomes obvious that there are an execuive

number of data interconnection points (approimately 400). Minimization of these data path inteconnections is thus the first order of business.

# BASIC DATA FLOW INSTRUCTIONS

There are two basic types of instructions to be a ecuted by the computer. First there is data transfe which can transfer between any two points, different control of the c

COMPUTER DESIGN/APRIL 197

				T. STITE ANALYSE
	THE RESERVE OF THE PARTY OF THE	4,100	PHYSICAL PROPERTY.	1111
(SYNDOXOCAL)	CX Add & to D P		4 C.	TIOTEX
Elitera i	server a ton 0		G-2-00	1101.
7.100XXX	Load to an Overen . P		D DO	10110
XÓNXXX	Eadubin Off S and D	,011xxx	D (DS ← DD	100012
P. I TOSXXX	Land Son Output	MOOXXX	5 → 00	01110
ORXXXX	Logical DR \$ and D	101222	D+3+DO	01001:
S. CHIXXX	Complement: S	XXXQIj	s→ DO	00101
ANDXXX	Logical ANCI S and D	111222	D+ S → DO	1-1110
ZXXXX	No Shift	XXX000	MSBY LSBY	
XXXXSRA	Shift Alight Arithmetic	XXX001		•
XXXXXII.	Shift Right Logical	. x x x 0 1 0	• <del></del>	
P. XXXIAA	Shift Right Rouse	XXX011		E CyANE
XXXXIO	Shift Left Quotient	XXXIOD	+	0 3 2
XXXXLA	Shift Left Artifimatic		# CT +- C +- (	· · · · · · · · · · · · · · · · · · ·
W.XXXIII.	Shift Looked			:::3
F. XXXELR	Shift Left Rotate	THE TEXT X		137

Fig. 8. The eight basic entimetic and logic operations may be combined with eight shift commands for a combined microlestruction set of 64. The internal controls are used in Fig. 6

register to register, register to memory, 1/D to register, etc. The second involves a logic or arithmetic operation between two data point. The first data point (source deta) operates on the second data point (destination data), and the result of the operation is normally stored in the destination register. For example, add Register A to Register B and store in Register B; or subtract memory from Register A and store in Register A.

Register B; or subtract memory from Register A and store in Register A.

If the general register and the A/L (arithmetic logic) blocks are grouped together, only 32 data lines would normally be required to interface with the memory, 1/O, and random control logic blocks. In Fig. 3 note that for both data flow cases, the data flow into or out of the four major areas was mutually exclusive, meaning that only one 16-line bidirectional data bus line is actually required between the register, control, memory, and 1/O areas. At first glance (see Fig. 4) it would appear desirable to combine the entire A/L and register areas on one LSI chip having conly 16 data line pins. Before pursuing this approach the there, however, it is necessary to see whether the pumber of control logic lines required for this type of partitioning is executive. Obviously, every attempt minimise pin count.

# REQUIRED FUNCTION AND CONTROL LINES

The instruction acquired of the A/T accion must first be selected. The most commonly used logic and arithmetic operations as well as a variety of shiften combinations are noted in Fig. 3. An A/L Op Codes input of six lines supplied from the random controllogic will allow 64 combinations of arithmetic logic, and shift microinstructions to be executed. In addition, during the execution of these instructions, a set of status signals (commonly known as the condition of status signals (commonly known as the condition of the operation; e.g., result of subtraction is zero. The most commonly used status bits are carry, zero, sign, overflow, and least significant bit shift output (used for multiply). These we lines go to a status or CC register in the random control logic.

CC register in the random control logic.

In addition to the A/L Op Code and status lines, a set of data register address and control lines must be supplied from the random control logic. The six data registers, used as either source or destination registers, may be addressed by decoding a 3-bit source, and destination address code. Since eight decoder combinations are available, it is convenient to assign an artificial zero register which can be used for clearing the working registers by loading zero. In

143

desirable for use in increment and decrement instructions. Addition of a destination Store control, an A/L Write for gating external data into the A/L area, and an A/L Read for gating data back out on the main bus rounds out the list of data path controls for mine lines.

at nine lines.

And a fig. at nine lines.

Adding six lines for power, ground, and a second clock gives a total pin count of 42 and a complexity level of approximately 1500 to 1600 MOS green for a libble word. The resulting 40-to-1 gate-to-pin ratio is exceptional, but this complexity level would presently require a 200 x 200-mil LSI chip which is not now practicable. For this reason and to make this device more universal, an b-bit section was selected found designed to allow any number of these circuit two-be connected to form a parallel b. 16, 24 or 32.

bit word. Note in Fig. 6 that the most significant byte (LSBY) permanent control lines, when active, change the first or last bit circuitry to correspond to the first or last bit of the full computer word. An example would be a thift left arithmetic operation in which the most significant




Fig. 7. A 1-bit slice of the 8-bit LSI array. Data moves through the slice in four sequential phases with only one gate level active during each phase. In §3, the input data is selected and the instruction control lines are set up. In the next step, 64, the carry and borrow signs are generated. Finely, during §1, the six inputs and the control inputs are active, and the entimetical or logical result is sent to the cutput buffer which sets up during §2.


cant or sign bit of the 16-bit word remains consulat the number is shifted around in Thus the satchip will function in any byte location.

#### IMPLEMENTATION

Now that the partitioning arrangement has be selected, the detailed circuit design must be copleted to see if the partitioning is practical from circuit point of view. While several circuit tec niques are available, only 40 logical appears to gladequate packing density at high speed and k power. Using this type of logic the basic machine cycle time is divided into fourth, and during eaquatter cycle one series of logic gates is active. The can be understood more easily by considering a arithmetic block.

If the current convention of \$4 logic is adopte the data on the external buses and the control lisignals mun be stable during the third (\$5) as

COMPUTER DELICH/APUL 19



This schematic corresponds to the block diagram in Fig. 7. Note that the shift left laput (SLI) and the shift left is used to shift the results generated by the instruction right or left one bit position. The decoded control lines—d. e. f. and g—are specified by Fig. 5

touth (\$4) quarter cycles. This means that the outputs are set up during \$1 and \$2, normally \$2. The basic logic functions, which include add, subtract, AND, OR, abift, etc., must be generated during \$1. The add/subtract logic requires that carries be present and stable during this \$1 time slot, which forces the carry and borrow signals to be set up during the preceding time slot, i.e., \$4. The remaining time slot, \$5, is used for data input gating and control logic setup. In Fig. 7, note that the registers at the bottom are luaded at the end of the sequence during \$2 and the new data may be read out at the beginning of the next sequence during the \$5 cycle. These memory register bits are inactive during \$1 and \$4, and during this time the register address decoders are set up. Fig. 7 shows a single address decoders are set up. Fig. 7 shows a single address decoders are set up. Fig. 7 shows a single address decoders are set up. Fig. 7 shows a single address decoders are set up. Fig. 7 shows a single address decoders are set up. Fig. 7 shows a single address decoders are set up. Fig. 7 shows a single address decoders are set up. Fig. 7 shows a single address decoders are set up. Fig. 7 shows a single address decoders are set up. Fig. 7 shows as single address decoders are set up. Fig. 7 shows as single address decoders are set up. Fig. 7 shows as single address decoders are set up. Fig. 7 shows as single address decoders are set up. Fig. 7 shows as single address decoders are set up. Fig. 7 shows as single address decoders are set up. Fig. 7 shows as single address decoders are set up. Fig. 7 shows as single address decoders are set up. Fig. 7 shows as a single address decoders are set up. Fig. 7 shows as a single address decoders are set up. Fig. 7 shows and proved address decoders are set up. Fig. 7 shows and proved address decoders are set up. Fig. 7 shows and proved address decoders are set up. Fig. 7 shows and proved address decoders are set up. Fig. 7 shows and proved address decoders are set up. Fig. 7 sho which data are being read into the various gate blocks

李华教业

ر در بالاتجابية

Fig. 8 shows the actual circuit schematic (exclusive of the carry and memory circuits). The output buffer

is the type commonly used in MOS designs. Note, that the A/L output disable line disconnects the output signal from the bus, allowing bidirectional data-to flow into the chip. The main logic block consists of shift graing which allows the data capacitor, Cl. of shift graing which allows the data capacitor, Cl., to be conditionally discharged through either futown instruction logic block or one on the left or right. This is equivalent to a shift left or shift right command. The instruction logic is a combination of the logic required to perform the eight basic instructions described in Fig. 5. The shift control lines, this right (SR), shift left (SL), and no shift (NS), as well as the four instruction control lines—6, £, and g—are generated from the A/L Op Code: If an add or substact operation is not selected, g and I interset with the idle carry circuits, minimiting the number of control lines required. Fig. 8 also shows the source selection area, which brings in data either from the external bus or from the internal memory registers. The extry/borrow circuit Fig. 9 is somewhat unique in that one carry look ahead circuit services

unique in that one carry look ahead circuit services

E.D. VA. CA 00-524 1247915

The Later

Fig. 9. Carry/borrow circust shown feeds all eight bits of the LSI array. There are three possible conditions: that, if both is and D are ones; e carry is generated (hadicated by a zero output inver), is both 8 and D are learned the enclusive OR (carry propagets) arts will read pass the early from the but stage. If either 8 or D is a one, a carry from the last stage will be propagated to the next. Direct subtraction is accomplished to exceed the content of the carry from the last stage will be propagated to the next. Direct subtraction is accomplished to exceed constitutions that carried to the carry from the service expenses. Fig. 10. On-chip register mamory calls are bealcally 20 shift register bits which have been modified to read/write data in persiste. This cell was chosen for its small size and high speed.

destination are one, men a carry is generated, following surges. It however, only one bit is a following surges. It however, only one bit is a following surger will only be passed on to the next range It carry from the  $(n-1)^{th}$  surge is present. Similarly if both the source and destination bits are zero, the

If both the source and destination bits are zero, the will be no carry to the next stage. If the destination that is complemented, a subtraction occurs with it carry line now becoming a borrow line.

The memory cell, Fig. 10, used for the on-chargiter is actually one bit of a 2¢ shift regist used here for its simplicity and high packing death. In operation, both the source and destination for each column, as well as C2, are charged a logic one level during \$1. During \$2 the data sign on C1 conditionally discharges the C2 capacitor. addition, if the one-out-of-eight source or destinatis decoder has selected that register, the corresponditioner or destination data line will also be dicharged, thus reading out data from that register Data entry into the register amounts to the sagprocess in reverse. If the A/L Store line is high, the Qi devices in the register selected by the death tion address are turned off or opened, eliminatis the normal conditional discharge path for CL. However, a accondury conditional discharge path for CL to ever, a accondury conditional discharge path counting of Q1, Q2, and Q3 is now in the circuit. I stead of CI being the complement of Cl, C2 will the complement of the data input. Thus data a written into the register. The source and destination addition, if the one-out-of-eight source or destination written into the register. The source and destinate decoders are standard MOS NOR gates.

#### CONCLUSION

The 4s logic approach to implementing MOS/L technology offers the highest packing detailties yet o tained in logic circuits, and at radically lowered cos tained in logic circuits, and at radically lowered on These advantages can only be obtained, however through scrupulously careful attention to the detail design of circuitry to obtain low data-connectle counts and short data lines. With these tiny chippin count, device partitioning, and speed-power tionables are also crucial. The design of this artimetic logic block has filtustrated the design sequen required to optimize LSI mage in an actual fourt generation computer system. generation computer system.

## REFERENCES

- 1. L. L. Boyet, "Cutting Spicers Memory Costs with MC. Electronics, Jan., 1969.
  2. L. L. Boyet, "Memory on a Chip: A Step Toward LSI," Electronics, Feb., 1967.
  3. L. L. Boyet, W. Chan, and J. Falth, "Random-Across Mi Memory Pachs More Bits on the Chip," Electronics, Feb., 17
  4. D. L. Mann, "The Polymonial Counter Design Technique with Applications to Four-Pose Logic," Computer Daily Nov., 1969.
  5. L. L. Boyet, C. Marrin, J. Murphy, and J. Borenson, "Twas to Very LSI." Electronic Engineer, to be published.
  6. L. L. Boyet, "Addier on a Chip: Lill Helps Reduce Cost Intell Computing Machines," Electronics, March, 1963.

COMPUTER DESIGN/APRIL 19

E.D. VA. CA 00-524 1247916

# Random-access MOS memory packs more bits to the chip

Lee Boysel, Wallace Chan and Jack Faith of Four-Phase Systems eliminated the separate feedback for each bit in the design of a 1,024-bit memory; within three years, the cost per bit could be as low as a fraction of a cent

8 To manufacturers of semiconductor memories, the name of the game is putting more and more memory capacity on a single silicon chip. Ground rules usually call for more components for more capacity. But now, what may be the most compact memory array yet produced in quantity—a 1,024-bit random-access memory that bits, with decoding circuitry, on a 150-mil-square chip—achieves its greater capacity without a substantial increase in circuitry. The trick is elimination of separate feedback stages for each bit.

The metal oxide semiconductor memory is based on a modified dynamic memory cell whose stored information must be periodically refreshed. Generally, this is accomplished, as in a dynamic shift register, with a reparate charge-refreshing feedback stage for each bit. Jut in Four-Phase Systems' new design, separate feedback stages are eliminated because a single feedback stage is shared among many bits. The result: a very dense array that occupies 20% less chip area than even a conventional 1.024-bit dynamic shift register, and with four times the random access capacity of monolithic semiconductor arrays now on the market

semiconductor arrays now on the market.


The 4.500 active components on the memory chip, which will be available in a low-cost computer system, are organized into 1,024 1-bit words in a 32-by-32 word array. Access time is 1 microsecond (full cycle time is 2 microseconds) and the chip dissipates about 200 milli-

waits. Within three years, the cost per bit will approach a few tenths of a cent, about an order-of-magnitude improvement over the cost of large-scale random access core memories available now. Thus far, large-scale integration of MOS arrays has been too costly for anything but limited scratch-pad applications.

One of the common MOS arrays uses a familiar resetset, or RS. Sip-Bop in its memory cell, as shown below. This basic cell has not changed in the five years since it was developed, though new decoding schemes have been developed for moving data.3.4

The resistor-like symbol in this and subsequent schematics represents an MOS transistor which functions as a gated impedance. Its impedance is relatively high—100 kilohms, against 20 kilohms in the usual four-phase 100 transistor—and it is switched on and off by its gate connection. The high impedance is obtained by laying out the transistor on the stilicon chip with a very long, but quite narrow, channel. The long channel takes up much more space on the chip than those of transistors used simply for logic functions.


In the RS-Sip-Bop, data is resorted-statically in a cross coupled pair of NOR gates using transistors with both high and low impedance. With MOS technology, the low impedance transistors occupy a large area because conductance is proportional to the area—and hence the width—of the conducting channel between the



Old standby. Conventional reset-set MOS flip-flop which sores data statically takes up too much area and dissipates too much power, limiting the number of units that can be put on a single chip. The resistor-like symbol represents an MOS transistor which functions as a gated impedance.

Electronics | February 16, 1970

E.D. VA. CA 00-524 1 247904 109



source and drain. This type of cell also dissipalot of power and requires high-voltage and high-cu line drivers to get data in and out in a typical coinci-THE SLOT current memory scheme. These factors, combined the requirement for external decoding, drive, and a circuits, appear to limit at 258 the number of on a chip, and the cost from going much below 2 cents per bit. To break this price barrier. Four-Phase Systems' design approach is based on the dynamic storage sch found in a conventional MOS shift-register cell, sh at the left with the four-phase clocking waveform nee for operation. In a dynamic cell data, stored in the f of a charge on a parasitic capacitor, must be periodic

> so the area occupied by each transistor is small. so the area occupied by each transistor is small. (In this and in the figures to follow, capacitors drawith dashed lines are parasitic. Capacitors drawn v solid lines, although also technically parasitic, have be correctly approached augmented to increase, their value by entire ing the peregion of the silicon in their vicinity.)
>
> The operation of this shift register cell, which actual consists of two inverter stages, starts with the generalized during the first phase of the four phase as

refreshed because it tends to leak off. But the big adv tage is offered by relatively high transistor impedar

charging during the first phase of the four-phase checycle of capacitors C<sub>1</sub> and C<sub>2</sub>. These capacitors discharged later in the cycle, but the discharge is o

Dynamic standard. Feeding back one bit of a dynamic MOS shift-register cell yields a dynamic memory cell. Data held on capacitar C<sub>1</sub> (and redundant dots on C3) is refreshed by charge from the large output capacitors C2 and C1. The four clock pulses occur during a single memory cycle. Color tint block identifies the basic storage unit; gray tint identifies the feedback circuit that refreshed the charge on the data-

Reading and writing. A raw-address decoder selects the row in the memory that's to be read out. This read-row signal also triggers a delayed write row circuit that rewrites the readout data, restoring the voltage level of the signal on the storage capacitor.

> E.D. VA. CA 00-524 1 247905

Electronics | February 16, 197

holding capacitor, C1.

CLOCK PULSE

Sharing the stage. The redundant stage of the dynamic shift register memory element is shared among more than one data-holding capacitor in Four-Phase Systems' design. The feedback stages refresh the charge levels on capacitor Co. C1, C2, and C2, each storing one information bit within a memory cell containing three active elements. Color and gray tims identify storage and loodback circuits as in the dynamic cell shown on page 110.

ditional—whether they are discharged depends upon the data stored in the memory cell.


The precharging occurs during the first clock pulse, 6, Transistor Q<sub>1</sub> is turned on and capacitor C<sub>1</sub> is charged to the input signal voltage level—either a logic 1 or a 0. Simultaneously, Q<sub>2</sub> is turned on and C<sub>2</sub>, the output signal-holding capacitor of the first inverter stage, is charged to the supply voltage level, V.


Conditional discharging occurs next. When clock pulse 6, goes to 0, pulse 6, comes up, turning on Q<sub>4</sub>. If the charge on C<sub>1</sub> is at the high, logic-1 level, Q<sub>2</sub> turns on and C<sub>3</sub> discharges to ground through Q<sub>4</sub> and Q<sub>4</sub>. But if the input and the charge on C<sub>1</sub> had been a logic 0 capacitor C<sub>2</sub> would not have discharged; a charge equivalent to a logic 1 would have remained.

Passing the signal on C<sub>2</sub> through the other half of the cell reinverts it, restoring the original signal level

the cell reinverts it, restoring the original signal level at the cell's output. And tying the output back to the input, as shown by the solid feedback line in the schematic shown on page 110, converts this one-bit shift register into a binary memory element a dynamic flip-flow what stores one bit of information.

However, there's a basic information redundancy in this flip-flop cell—the basic information bit held on C<sub>1</sub> is also held on C<sub>2</sub>, although in complement form. C<sub>3</sub> and the second half of the flip-flop bit keep restoring or refreshing the charge on C<sub>1</sub>, which otherwise would





leak off within a few milliseconds. For sour reguters and other dynamic circuits on the market today, the maximum charge-holding time is about 100 usec. This means the minimum clock frequency for restoring data must be 10 kilohertr.

To reduce this information redundancy, Four-Phase Systems shared a common feedback, or charge-restoring, stage among many shift-register bits as shown at the right of page 111. Each memory cell contains three active devices and one data-holding capacitor. In this rell, the second, or redundant, stage of the conventional shift-register Bip-Bop has been replaced by the single feedback stage shown at the bottom of the schematic. This stage refreshes each of the four data-holding capacitors.

Co. Ci. Cz. and C; in sequence under control of the read row gates, which have been added to the basic dynamic cell. Only four memory cells are shown for illustrative purposes. However, in the actual memory, a single feedback stage refreshes a column of 32 cells.

A memory sequence begins when the fourth clock pulse, \$\, \text{comes up. Read row 0 also is high at the same time, so that the signal on C. conditionally discharges C. consistently charged to the supply voltage during \$\, \text{constant}\$.

previously charged to the supply voltage during \$\text{\sigma}\_1\$.

The charge on C<sub>3</sub> is transferred to C<sub>4</sub> during \$\text{\sigma}\_1\$ and then is inverted and placed on the data feedback-return line capacitor, C<sub>1</sub>, during the \$\text{\sigma}\_1\$ pulse. The write row 0 line rises, and during the \$\text{\sigma}\_2\$ pulse the charge on C<sub>1</sub> is transferred to C<sub>4</sub>, restoring its original level.

The process repeats itself during the next sequence of four clock pulses. But the read row 1 line is activated during 64, and C<sub>2</sub> is conditionally discharged by the data-storing capacitor, C<sub>3</sub>. This sequence, restoring the last bit interrogated and reading out the next sequential bit, is repeated continually. Thus, four bits of information can be stored with only 18 transistors—three for each cell, five in the feedback stage, and one to charge C<sub>3</sub> at 62—rather than the 32 required if each bit were stored in a single shift-register cell.


The actual circuit mechanism that generates signals on the reading wand writes tow lines is 5 hown, at the bottom of page 111. Each of the 32 rows is addressed through a standard decoder network consisting, at each row line, of five transistors in parallel. Each transistor is connected to one address bit or its complement.


When the \$\phi\_2\$ pulse is present, the output of the parasitic capacitance, \$C\_0\$, at the output of the decoder network\* is precharged to the supply voltage. This precharge is retained on the read row line until \$\phi\_2\$, when the five-bit address supplied to the decoder discharges \$C\_0\$ on \$31\$ of the \$32\$ lines through one or more of the five parallel transistors connected between each read row and ground. On the remaining row, the address keeps all five transistors off. Capacitor \$C\_0\$ on this row retains its charge, and the corresponding read row stays high. During the next clock pulse, \$\phi\_0\$, the charge enables the capacitors in each of the memory storage cells to discharge conditionally.

Also during \$\phi\_0\$, the state of the one read row that's

Also during \$\phi\_2\$, the state of the one read row that's high is transferred to C<sub>2</sub> in the restore-delay circuit, which stores it long enough to bring up the one corresponding write row line 1 used later during the next cycle. The read row actually is inverted twice, by precharging C<sub>10</sub> at \$\phi\_1\$ and then conditionally discharging it at \$\phi\_2\$. At the next \$\phi\_2\$ pulse, if C<sub>10</sub> were discharged.

write the first time, to change the contents of the memory, new data is placed on the data feedback path through this feedback circuit, which replaces the feedback stage shown at the right of page 111.






Reading and restoring. Charges on the data-holding capacitors are restored periodically by switching the memory's row inputs to a binary refresh counter. Restore cycles are olternated with command cycles which come to the random-access memory from the computer.

E.D. VA. CA 00-524 I 247907

Electronics | February 16, 1:




Full thip. Same 4,500 devices squeezed into a 150-by-150-mil-square silicon chip form a complete 1,024, 1-bit-word, four-phase random-access memory. Included on the chip are full binary decoding, thip selection gates, and repairment executis, 3,072 8-bit-bytes of memory fit on a single 8-by-11-inch printed circuit cord (see cover) that includes clock generation and driver circuitry and memory-buffer registers. At a 1-megahertz clock rate, the cald dissipates only about 7 wans of power, low enough even at a power tailure Entire computer for which the memory is designed will dissipate only 10 to 15 warts.

E.D. VA. CA 00-524 1 247908

Electronics | February 16, 1970

863°FH PG 0875


113



One-chip design. The memory contains all of the circuits required for a 32-row by 32-column random-access memory on a gle silicon chip—including one write data input logic stage, one output buffer, and 64 row- and column-selection gates.

114

E.D. VA. CA 00-524 1 247909 Dectronics | February 16,



the write row line would rise to restore the charge in the memory cell. If C<sub>10</sub> were not discharged the write row line would stay down. The line's level is controlled by the 30:1 ratio of impedances Q<sub>0</sub> to Q<sub>0</sub>, which form

a voltage divider.

This voltage-divider or ratio circultry depends on the ratio of two MOS impedances; it's an old form of MOS logic. It takes up more room than four-phase logic because the different impedances are obtained by varying the chip area occupied by the individual transistors. However, the ratio circultry is needed to control the write row lines in spite of the extra space it occupies. This is because the write row lines cannot be controlled by precharging, as are the read row lines, during the four-phase clock times. The memory system would need

ber extra clock phases, or additional logic to insure at precharging the write rows would not interfere with other aspects of the memory's operation. The ratio logic approach actually is the simplest way to control the write row line. And there are so lew of the circuits on the chip—32 out of thousands—that the extra space required is negligible.

New data-may/bet-written-into the membro-merely by putting it on the feedback path using the circuit shown at the top of page 112. With this circuit, the memory could perform all of the functions of a true random access memory. The integrity of the stored data

levels must be assured by interrogating and then refreshing each row at least once every 100 µsec.

To make certain the data will be restored within the allotted 100 µsec each active random-access cycle consisting of the four clock pulses 61 thru 62 is followed by a row-restore cycle. Over a long period, data is available from the memory only half the time. It's similar to the situation in a destructive readout core memory, where full cycle time is twice as long as access time—the dead time is needed to rewrite the data that was held in the core location.

In the Four-Phase MOS memory, this dead time-during which the next four clock pulses occur-is used to refresh the data somewhere in the memory. Successive rows are refreshed in successive restore cycles. And these are alternated with random-access cycles.

The addresses of the rows to be refreshed are generated by alternately switching the memory's row inputs between a binary restore counter and the actual address input coming from the computer, as shown on page 112.

The entire memory contains 32 vertical columns, with 32 memory cells in each column. Every column is self-contained—and—anomatically—restores—its four bits. An entire horizontal row of 32 cells is refreshed during every refresh cycle. This also applies to multiple-chip configurations where chip-select lines are used. Write data input logic and the output buffer appear only once on the chip. There are 32 row address decoder gates, 32 column decoders and 32 restore-delay circuits. Since only rows are refreshed, one five-stage binary counter connected to the row address is all that is needed to cycle through the rows, irrespective of the number of words in the memory.

The memory cell is laid out with the metal row lines running left to right and the p regions, which act like another conductor strip, running up and down, as shown above. Cell size is about 9 square mils, compared to 20 to 30 square mils for a shift register bit.

#### References

Lee Beysel, "Cutting system cost with MOS," Electronics, Jon. 20, 1969, p. 105

1981, 9, 102

Jipt Schmidt, "Integrand NOS Transistor Rondom Aczass Memdry,"
bold State Design, January 1983, 9, 21.

Jipt Schmidt, Y. Assi, and J. M. Fraddrick, "Mybold LSs Moumbry," IEEE
Computer Convention, Los Ansiles, June 1988.


E Lar Bersal and Joe Murphy. "100-Manoracand Momery: 49 Techniques Used in Migh Speek Lopit," EDN, June 1968. 5 Let Bornet, "Mirmory on a CNIP: A step toward LSI," Electronics, Fob. 6, 1967, p. 93.

E.D. VA. CA 00-524

Electronics | February 16, 1970

LS:: determining optimum complexity 126 Federal budget puts crunch on electronics 141 February 16, 1970

THU FEB 1 9 1970



# **Liectronics**

Volume No. 43, Number 4

February 16, 1970

#### **Features**

# **Probing the News**

- 141 Federal budget: Fiscal 1970 plans
- will cut deeply into electronics
  Military electronics: Politics, inflation to take heavy toll in delense spending Space electronics: Space age shifts
- into a lower gear Government electronics: Best bets are 159 police and air traffic control

## U.S. Reports

- Computers: Memory poes step past maintrame
- maintrame
  Space electronics: Millimeter-wave
  experiment for ATS-F
  Memories: Unique technique for
- encoding information Medical electronics: Ultrasonic tooth
- decay director

  Commercial electronics: Sensors to
  measure water pollution
  Displays: Circultry for fist-faced
- cathode-ray tube Communications: FCC rulings boon to private CATV operators
  Components: Detector diode with
- wide temperature range For the record

# **Electronics International**

- 71 Japan: Radiation and electricity after, MAS memory process fashioning a model of Great Britain; Two crt's help read the stars
- West Germany: Fast printout
- Poland; Reckoning on computers

# **New Products**

The state of the springer of the second

- in the apollight
  Analyzer bares junctions' secrets
  Production equipment review
- Compact CO: laser delivers 300 w Probe checks flatness of substrate
- Subassemblies review Mask aligner accurate to 1 micron instruments review
- Counters measure up to 500 Mhz Modulator, synthesizer combined Semiconductor review
- MOS memory is bipolar-compatible Scratchpad outputs to TTL. DTL New materials ...

Electronics : February 16, 1970

#### **Articles**

- Industrial 94 electronics
- Heat pipes-a cool way to cool circuitry Heat transfer devices rely on vapor heat transfer and capillary action C.H. Dutcher Jr. and M.R. Burke. Electronic Communications Inc.
- Data 101 processing
- Laser recorders pick up where magnetic machines leave off in speed, capacity Capable of recording 21.8 million bits per second, laser systems promise to have a strong impact on high-volume data processing Stanley Parnas of Synergistics. and C.J. Peters
- Circuit design 104
- Designer's casebook · Feedback circuit checks
- thermal resistance · Zener diode in op amp's loop allows symmetrical clipping
- IC's gate FET's for roll rate data
- Memories 109 Random-access MOS memory
  - packs more bits to the chip Eliminating separate feedback for each bit in the design of a 1.024-bit memory leads to major cost reductions Lee Boysel, Wallace Chan, and Jack Faith, Four-Phase Systems
- Packaging 116
- Multilayer pic boards are both ripid and flexible in all the right places Available materials, including polyimide
- films cenienen up newfdesign/optiens i-Raymond A. Grueninger International Business Machines Corp.
- Instrumentation 122 Frequency meter, comparator, phase meter in one box Crystal-controlled unit for calibration and measurement is portable and compact Arthur Delagrange and Robert Davis. Naval Ordnance Laboratory
  - Integrated 120
- What level of LSI is best for you? Mathematical models can determine what's best suited for your design G E Moore. Intel Corp.


#### Departments

- Editorial Comment
- Readers Comment
- International Newsletter 83 Washington Newsletter
- Who's Who in this issue
- 190 New Books
- Who's Who in electronics
- Technical Abstracts
- Meetings
- 199 New Literature

33 Electronics Newsletter

E.D. VA. CA 00-524 1247902

# Who's Who in this issue



A varied background is one of the strongest assets of Chinton H. Dutcher Jr., author of the article that begins on page 94. A group leader at Electronic Communications Inc.'s R&D division. Dutcher worked on spectral analysis of f-m noise at Bell Labs prior to earning a Ph.D. from Florida University. Co-author Michael R. Burke, who holds a degree from the University of Illinois, now is with Honeywell's Aerospace division.




Moon

Firsts have been a specialty of Gordon E. Moore, author of the article starting on page 126. Under his direction, the Fairchild Semiconductor R&D laboratory scored several firsts, including planar ICs. Moore is now an Intel vice president.



Grueninge

A stickler for selecting the right materials and processes for multi-layer circuit boards is Raymond A. Grueninger, who wrote the article starting on page 116. He's with 18M's Electronics Systems Center. and studied chemical engineering.



The art of the possible isn't confined to politics alone, as Lee Boysel, Wallace Chan, and Jack Faith point out in the article beginning on page 109. All three delved into the possibilities inherent in MOS 'LSI at Fairchild Semiconductor before moving to Four-Phase Systems. Boysel, president, founded the firm in 1968. Then he recruited Chan, who heads the MOS/LSI design section, and Faith, who is Four-Phase's chief engineer.

Stanley Parnas and Jack Peters, authors of the article beginning on page 101, both are veterans of Sylvania's Applied Research Laboratory. When Synergistics bought the lab in 1969, Peters left to form a consulting firm, while Parnas stayed on. Peters joined Sylvania in 1957; Parnas signed on in 1968.

Circle B on reader service card

Arthur Delagrange and Robert Davis, who wrote the article that starts on page 122, met at MIT, where they received M5 degrees in electrical engineering. Both men returned to the Naval Ordnance Laboratory, where they had worked as students. Now they work on digital and analog design at NOL.

# A RISC MICROPROCESSOR WITH INTEGRAL MMU AND CACHE INTERFACE

Craig Hansen, Dan Freitas, Ed Hudson, John Moussouris, Steve Przybylski, Tom Riordan, and Chris Rowen

> MIPS Computer Systems 930 Arques Ave. Sunnyvale, CA 94086

#### Abstract

Unique memory and coprocessor interfaces sustain bandwidth greater than 128 Mbyte/nec between a single-chip RISC processor and external caches of up to 128 Kbytes of standard 25-35 ns CMOS static RAM. Chip crossings are minimized by integrating all cache control and virtual memory circultry on chip, including tag comparators, parity generators and checkers, refill buffers, TLB (Translation Lookaside Buffer), clock generators, and bus control logic. Novel circuit techniques reduce translation time, inductive switching noise, and clock skews.

#### Introduction

TRANS BY

The MIPS R2000 is a 32-bit CMOS RISC processor that executes all instructions using a single cycle of a five-stage pipeline. The instruction set is reduced down to functions that are performance-critical, universal, and well-matched to both the hardware pipeline and the compiler system. As a result, the processor itself consumes only about one-third of the area of this 85 mm chip.

The R2000 processor is capable of very fast execution of compiled programs, but sustaining this performance level over a range of applications in a multi-tasking environment requires the efficient support of virtual addressing and operating systems. High execution rate requires a high memory system bandwidth and low-latency memory operations. To address these concerns, much of the remaining two-thirds of the area, freed up by the reduction of complexity of the processor itself, is devoted to an on-chip virtual memory system and a high-bandwidth cache interface.

# Virtual Memory

The virtual memory system employs a 64-entry fullyassociative TLB to translate virtual addresses to physical locations. A 6-bit process identifier appended to virtual addresses permits fast context switching without TLB flushing. Hardware registers provide pseudo-random addressing of 56 of the 64 entries for fast TLB refill; the remaining 8 entries are directly addressable, so that certain virtual pages can be locked into the TLB. Instruction and data addresses are always translated before accessing the caches and memory system; in particular, both the instruction and data caches are physically addressed.

TLB entries may be read or written by explicit software control, but the TLB has no direct access to memory for refill on misses; instead, a TLB miss provides transfer of control to a software routine, which fetches a page table entry and writes it into the TLB. For a conventional one-level page table, special registers provided in the system coprocessor streamline this routine to a minimum of 0 instructions, averaging about 20 cycles, including cycles for cache misses and exception-handling latency. By schanging this software routine, support for regmented or object-oriented virtual addressing can be provided as well.

A fast 2-entry micro-TLB accelerates instruction translations for conditional branch operations. This micro-TLB is transparently filled from the TLB in a single cycle. Because it is small, no process identifier need be matched in the micro-TLB; instead, it is transparently flushed when the process identifier changes.

In addition to performing address translation, the TLB also provides control of caching and accessibility of virtual pages. Uncached pages are typically used for reference to I/O devices, to perform copying of data without flushing the cache, and to bootstrap the processor before initializing the cache. Virtual pages may be marked as global, and matched without regard to the process identifier, thereby supporting shared, global, virtual addressing for use in shared code libraries or other applications.

#### Cache Interface

Figure 1 illustrates the three major busses and control interfaces of the processor. The ADDRESS bus transmits the lower 15 bits of physical address to latching buffers that drive two external cache arrays for instructions and data respectively on alternate 30 ns phases. The DATA bus-transfers 32 bits of instructions or operands (plus 4 parity bits) during the following phase, so that each direct-mapped cache cycles in 60 ns. The TAG bus transfers the upper 20 bits of physical address (plus 3 parity and a valid bit).

Cache sizes of 4 Kbytes to 84 Kbytes are accommodated by redundantly supplying 4 bits of the physical address to both the ADDRESS bus and TAG bus. DATA and TAG both drive onto the processor chip during fetches of instructions or data, and off chip during stores to data cache and main memory.

Standard static RAM devices are used for the cache memory. The processor generates and checks parity on all transactions with the cache memories to assure data integrity. The parity checking circults may themselves be checked by forcing zero values from the parity generation circuits. Diagnostic facilities permit the explicit loading, checking, and flushing of the data cache without causing implicit memory operations. The bus connections of the Instruction and data caches are completely symmetric, and so by interchanging the cache control signals, the two caches are swapped thereby providing diagnosis of the instruction cache as well.

All tag checking is performed within the processor, and when eache misses or parity errors are detected, memory reads are performed Loverity the method recurrence ion. Memory writes are initiated in parallel with data eache writes, and are externally buffered.

## Storage Interface

The storage control interface on the right side of Figure 1 includes signals for initiating memory reads and writes with various byte access types, interlocking on busy conditions, and responding to bus error and up to 6 external interrupt types. A late retry/bus error mechanism provides for operation with error-correcting memory systems without impacting access time. A variety of memory systems can be connected to the storage interface, providing a wide range of system cost/performance levels.<sup>2</sup>

#### Coprocessor Interface

The coprocessor interface on the left side includes signals for asserting and interfocking on coprocessor conditions, and for synchronizing pipelines in the presence of stalls and exceptions. The processor provides instructions that

load and store words to the coprocessor, with all addressing and cache refills handled by the processor. Normally, the coprocessor has a separate register file for holding operands. This synchronous interface supplies instructions and data at the 128 Mbyte/see data bus rate to external coprocessor units for floating point and other special functions.

#### Block Diagram

Figure 2 is a block diagram and floor plan of the processor chip, which consists of two tightly-coupled units. On the right side is the 32-bit RISC CPU that executes the simple loads, stores, branches, and register-to-register operations most frequently required by optimizing compilers at a rate of one instruction per 60 ns cycle. This CPU includes a 32x32 register file, load aligner, 32-bit ALU and shifter, an autonomous multiply/divide unit, and an address unit that generates 32-bit virtual addresses for data and instructions on alternate 30 ns phases. On the left side is the System Coprocessor that includes the 30 ns 64-entry fully-associative TLB, 5 special registers for TLB refill and other memory management functions, and 3 special registers for diagnostics, error recovery, and exception-handling support of a multi-tasking operating system.

#### Pipeline Organization

Figure 3 details how the blocks described are fit together in a five-stage pipeline. The instruction and data caches. ICACHE, DCACHE, are each permitted a full cycle to operate, offset a half cycle apart so that they can both occupy the same buses without interference. This offset is well-matched\_to\_the address\_generation\_path@which=toses three half-cycles each to perform register file access, RF, virtual address generation, DVA, and virtual address translation, DTLB. Register file reads, RF, and writes, RW, are fully bypassed, so that successive ALU operations can be performed back-to-back, with load operations adding a single additional cycle of latency. Branches have similar latency, due to the micro-TLB and a reduction of the instruction set to simple branch conditions.

#### Circuite

Special circuit design techniques are employed in the R2000 to achieve tight control of timing skews. Figure 4 shows the TLB circuits. The match lines are precharged high. When the dominy match line (driven by the dummy data line) is sensed low, a strobe is sent to all the other match output latches. Timing on the dummy path actually precedes the normal data path by the dummy match sense/strobe driver time. These self-timed clocking techniques are insensitive to process variation, and help to achieve a translation time of 20 ns.

Similar balanced-path techniques are used in the clock circuitry to obtain precise control of sample strobe, address setup, read control pulse, and tristate output timings. Four classes of timing events are generated from four 32 MHz clock inputs that pass through identical divide-by-two buffers to achieve a wide range of tolerance to input duty cycle. Skew is controlled externally by adjusting the relative phases of the four clock inputs. Since all on-chip clock levels and paths are identical, relative delays are stable under process variation.

The processor dissipates less than 3 W in a 144-pin ceramic package with 109 TTL-compatible signal I/Os and 35 power and ground plas. Timings described in this paper are achieved at worst-case conditions of 145 C junction temperature and 4.2 V power supply. At a 10.67 MHz peak instruction rate, this RISC processor, supported by an appropriate memory hierarchy, can sustain performance of about 10 times a VAX† 11/780 on UNDX‡ system benchmarks.

The chip is fabricated in a conservative double-metal single-poly CMOS technology, with a 2 micron drawn channel length and 400 angstrom gate oxide. The 8.5 x 10mm die contains approximately 100,000 transistors. Full-custom layout follows a twin-tub methodology with conservative latchup protection, for robustness in transporting the design to faster technologies.

## Conclusion

The MIPS R2000 processor relies upon integrated virtual addressing support and cache interfaces to provide short-latency load, store and branch instructions that maintain the inherent performance-advantage-of-RISC-processors in a full system environment. The processor permits large split caches to be constructed at low cost, using standard static RAM devices. Flexible coprocessor and memory interfaces allow the basic design to be extended with additional instructions and high-performance memory systems that provide headroom for systems of even greater speed. Diagnostic facilities provide highly reliable and testable system environments.

Acknowledgements. The development of this processor was an interdisciplinary effort with many technical contributors, including the following: R. Abromowitz, M. DeMoney, K. DeVaughn, E. IGIlian, J. Kinsel, B. Leone, R. March, J. Mashey, J. McHugo, P. Mishra, J. Moore, R. Patrie, D. Reebel, L. Reebel, D. Van't Hof, M. Wageman, and L. Weher.

<sup>1</sup> VAN is a Trademark of Digital Equipment Corp. 1 UNIN is a Trademark of Hell Laboratories.

Robert H. Abramovitz and Bob Patrie, "Design for Testability in a RISC Environment," Proceedings ICCD, IEEE, (October 6-9, 1986).

Phil Gossett, Marvin Mills, Prabhat Mishra, Wally Pearson, and Skip Stritter, "Engineering a RISC Hardware Environment," Proceedings ICCD, IEEE, (October 6-9, 1986).

J. Moussouris, L. Crudele, D. Freitas, C. Hansen, E. Hudson, S. Przybylski, T. Riordan, and C. Rowen, "A CMOS RISC Processor with Integrated System Functions." Proceedings 1986 COMPCON, IEEE, (March 4-6, 1986).

Fred Chow, Mark Himelstein, Earl Killian, and Larry Weber, "Engineering a RISC Compiler," Proceedings 1980 COMPCON, IEEE, (March 4-0, 1986).

M. DeMoney, J. Moore, and J. Mashey, "Operating System Support on a RISC," Proceedings 1986 COMPCON, IEEE, (March 4-6, 1986).




Figure 1. R2000 System Block Diagram




Figure 2. R2000 Block Diagram




Figure 3. R2000 Pipeline




Figure 4. TLB Circuits

# A CMOS RISC PROCESSOR WITH INTEGRATED SYSTEM FUNCTIONS

J. Moussouris, L. Crudele, D. Freitas, C. Hansen, E. Hudson IL March, S. Prrybylski, T. Riordan, C. Rowen, D. Van't Hof

MIPS Computer Systems 930 Arques Ave. Sunnyvals, CA 94086

By omitting complex features and streamlining the most frequent operations, reduced distriction set computers (RISC) can a-blave high pack performance at relatively low hardware cost, particularly when implemented in VLSL-2 But to results this performance across a bread range of environments, integration of critical system functions is as resential as reduction of the instruction est. We describe a single-chip CMOS processor that consists of a very lean RISC CPU that achieves 16 mips part along with a system corpresent that integrates the functions needed to keep the CPU from idding for storage across. By omitting complex features and streamlining the

# Introduction

MIPS Computer System: of Sunnyvele, Ca. has developed a full-reatom (MOS VLSI processor constraint of two tightiy-coupled 16 MMs units on a single ship. The first unit is a RISC CPU that has powerful data handling facilities, but is simpler at the machine code / compiler interface than most other RISC processors. other RISC processors.

The second unit is a system coprocessor that is designed to fit the needs of a multi-tasking operation the system for virtual nearway, expectation benefits and error recovery. This coprocessor incorporates a memory/cache interface with on-chip tag comparators, parity generators and checkers. It generates the clock and control signals needed to achieve peak that benefit the control of the contr the cost and county lightly account to schew peak but bandwidths of sore than 128 Mbytese with external caches of up to 128 Kbytes of standard 25-35 neet CMOS static RAMS. Floatly, it sup-ports a synchronous coprocessor inserface that sup-piles this bandwidth to external coexecution units for floatling point and other special computa-intensive functions.

The MIPS processor was developed jointly with an optimizing compiler suits and UNIX\* OS port. The

\* UNIX is a Tredsmark of ATAT.

VAX is a Tradsmark of Digital Equipment Corp.

CH7283-3/84/0000/0126301.00 @ 1986 IEEE

compiler was bootstrapped and tested, and the critical paths through the QS were running on a cross-assembler, well before hardware design was complete. Hence design decisions could be made in the presence of quantitatives measurements of impact on everall system performance. Many tradeoffs were explored. Some innovations not only enhanced performance, but also simplified life for the VLSI and system designers, and for the QS and compiler developers as well. The final result is a 16 MHz TTL-compatible CMOS chip which dissipates less than 3 W is a 144-pin ceramic PQA package, and provides sustained performance about 8 times a provides sustained performance about 8 times a VAX\* 11/780 across a broad range of application and system programming environments.

This paper describes the hardware what was left out and what was put into the VLSI implementation. Two companion papers discuss some of the tradeoffs and innovations in compiler<sup>2</sup> and OS.<sup>4</sup>

#### What we left out

The MIPS instruction set is designed to execute effectively in a single cycle, in a deep synchronous pipeline, interruptible on cycle boundaries. There is on microcode. As in other RISC machines, all computation is register-to-register, and all data accesses are simple loads and stores.

The MIPS architecture is, however, even simpler and leaner than most other RISC mathines. The hard-wired mathine code is free of factors that pould degrade cycle time, pipuline efficiency, or responsiveness and precision of the exception methanism. After extensive performance analysis, a number of features that are common even in RISC mathines were left out, including the following:

Hidden registers. Figure 1 illustrates the MIPS CPU registers: 32 general-purposs 32-bit registers, a double-word (64-bit) special register for multiply and divide results, and a 32-bit program counter. The general-purpose registers are all directly and simultaneously adderstable from every instruction. There are no mechanisms for hiding a portion of the

124

E) Lef

pre eyi dei

tu. qu

110

Col dir. for

fro

ext ger ino CDS

the are gue bar




Figure 1 - CPU Registers

register file, such as the following schemes implemented in other RISC machinest register windows, 6 stack caches,? separate uner/kernel register,5 or process register sets, 5 instead, the register file is symmetric, and the compiler and OS implement various software strategles (some of which ere described in the two companion papers). for dramatically reducing the overhead of siving and restoring registers. The cache and memory controller size arisis by buffering successive storage operations.

Condition codes. In the MIPS architecture, conditions generated by SSI Instructions are loaded directly into the general-purpose registers (except feet everflow, which is unspeed). There is no condition code register, there the pipuline design is freed from any special mechanisms to bypast condition code relations to them, or about writing them on exceptions — beyond those implemented for the register file itself. Moreover, conditions mapped onto the register file are subject to the same compile-time optimizations in allocation and trust as other register variables, 10

: 8- 14 (43 to 1

\*\*

Ħ

Variable-length instructions, Figure 2 illustrates the three CPU instruction formats, all of which are are fixed 32-bit words. Simple instruction decoding fusantees 100% utilization of the instruction cache bendwidth, without prefetch buffers and




Figure 2 - Instruction Formats

complications in the exception model caused by baving instructions straddle page boundaries. The effect of long instructions can be synthesized at compile time. For example, 32-bit immediate addresses are synthesized by concatenating two type instructions (see Figure 2) containing the upper and lower 16-bits of the immediate respectively.

Multiple address modes. All MDS toods and stores are l-type instructions, implementing a single (base + 16-bit offset) address mode. Similarly, all branches are 1-type with a single (PC - 16-bit offset) address mode, and all jumps are either Jetype with a 26-bit absolute word address or Retype with a 32-bit register target. In each case, the mode implemented is the one most frequently needed by compilers. Complex modes, such as (base a index + offset), are synthesized at compile time, subject to optimizations that eliminate reconstance, 18-1 implementing only the frequent mode in hardware minimizer register ports, datapath busses, and pipelize latentics for loads and brenches.

## What we put in

Omission of complicated features from the MIPS mechins code makes available cilicon area and power for data bandling, concurrency, and system functions that substantially calance the performance and verestility of the processor. As before, we emphasize how the MIPS design differs in these areas from other RISC machines.

#### Date Hendling

Since loads and stores have only one address mode, a lot of opcode space is available for multiple data types. MIPS supports signed and unsigned loads and stores of bytes, halfword; and full words. In addition, there are some special data handling

Unaligned reference support. MIPS defines instructions for accessing unaligned words and halfwords. For example, LWR (LWL) extrants the right (left) fragment of an unaligned word from a given sligned word in memory, and right (left) justifies it into a designated general purpose rejeter. Two of three instructions can be concatenated to perform a general unaligned word reference in the minimal two cycles (the lead sligner is bypassed internally to manips the fragments).

Dual byte sex. The MIPS processor has two byte sex configurations: little-endian (VAX, x86, 32x) and big-endian (370, 68x). Hence it is compatible with existing databases generated by machines that access bytes in either order.

#### Concurrency

一、"我这个的感觉上去去的"不一。

The MIPS machine achieves single-cycle exercution of its simplified inseructions, including loads and branches, thanks to the concurrency achieved in an efficient pipeline and multiple functional units.

Single cycle loads and branches. MIPS loads and branches execute in precisely one cycle, with a intellegia additional cycle of latency. There are no restrictions on concetenating storage instructions beck-to-back, and no bardware instructions, instead, loads and branches always take effect just after the instruction that follows them (the "data" slot"). The MIPS assembler receders instruction to all delay sion with useful code 70-90% of the time.

Emidian pipaline. Piguro 3-illustrates four currendive instructions in the MIPS pipeline. The 16-6 MHz elock cycle is divided into two 30 nace phases. Note that the external instruction and data caches each bave 60 nace to cycle. The major internal operations (OP, DA, IA) each occur in 60 nace as well. Instruction decode is simple enough, however, to occur in a single 30 nace phase, overlapped with register fetch. Calculation of a branch target (IA) elso overlape IDEC, so that a branch at instruction 2 (see address the ICACHE access of instruction 2 (see address the ICACHE access of instruction 2 (see address the ICACHE access of instruction 2 (see address the IDACHE access of instruction 2 (see address the IDACHE access of instruction 2 (see address the Sparsed directly into lastruction 1 with Ero latency (dotted line B).




Figure 3 - Pipelina


Note that the 1A-ICACHE and DA-DCACHE cycles are displaced by one phase, so that the corresponding TLB and cache accesses can be interleaved on a single set of busses.

Multiple functional units. Figure 4 is a block diagram of the MIPS processor. On the right side is the CPU detapath that implements the pipeline of Figure 3. There is a stack of functional units, including ALU, 32-bit shifter, and an autonomous 32-bit multiply/divide unit. An address adder and incrementer/mux for the PC generate data and intercution virtual addresses alternately at 30 asset intervals. After a 60 nmm laterny, operands or instructions are transferred (again, on alternate phases) across the external DATA bus. Instructions are latthed into a united local decode core, and alternate on the control of th

The datapath is organized so that all units can initiate their functions under local control. When instruction decode is complete, the master control unit can then late-select the desired results at the destination point, and about any unused functions.

Referring again to Figure 3, we see that during a typical phase 1, instruction 3 might be bringing back on instruction onto the DATA bus from ICACHE, 2 might relevante a data address, 1 might initiate a DCACHE access, and 0 might be writing back the result of a previous load to the register

The state of the s



Air. Meanwhile, a multiply or divide operation that was initiated during a still earlier cycle might be preparing a 64-bit result to load into the Hi/LO architett.

#### Integrated system coprocessor

Recalification and the

On the laft side of the Figure 4 black diagram is the datapath of the system coprocessor, which implements yet another level of concurrent functions as

Virtual memory. The major element in the system confection data path is a 64-entry fully associative translation lookeside buffer (TLB), which translates a 20-bit virtual page number into a 20-bit physical page frame number in a 30 nesc phase, instruction addresses translate in a faster 2-entry misro-TLB (ATLB), to compensate for branch serget calculation exceeding 30 nesc. When the MTLB misses, it is filled from the main TLB in a single cycle— a small penalty, since accuses stay within the two most recent pages 95-99% of the Uma. When the TLB itself misses, 3 special-purpose MMU registers and 2 exception/counter registers in the coprocessor assist the operating system in refalling from an external page table, using a TLB miss handler with fewer than 10 instructions for the most frequent case. The format and function of the TLB and system coprocessor registers are detailed in the OS paper in this series.

Exception handling and error recovery. The MIPS machine supports a rich set of exception types, including address and translation exceptions, and illegal operation, overflow, and program treps. External asynchronous exceptions include all maskable external interropts, but error, and test.

All exceptions can occur, at cycle bounderies. The Exception model is precise. That is, each exception is bandled in a state that refacts earled completion of all instructions prior to the exception and none of the instructions subsequent to it. The simple CPU register set (Figure 1), reduced instruction set (Figure 2), and synchronous contention-free pipelining (Figure 3) play a key role in flushing and restarting the pipe gracefully to maintain precise exceptions with only 60 nect istency.

The system Status register contains fields which assist in error diagnosis and recovery. Further details of the exception-bandling and error-secovery mechanisms are given in the O3 paper in this series.

External cache interface. As shown in Pigure 4, the physical address coming out of the TLB is split across two external business ADDRESS low (life bits) and TAO (20 bits, plus valid and 3 parity bits). The system coprocessor includes on-thip parity checken and generators, as well as a tag comparator that detects eache HIT.


Figure 3 illustrates the external interface of the MIPS processor. Two external arrays of standard CMGS SRAMs are organized as direct-mapped split instruction and data eaches. The processor interleaves accretion to the two cache on the ADDRESS. TAO, and DATA busses. Instruction feach begins with ADDRESS clocked through a latching buffer by ICLK during phase 2, and continues until DATA and TAO are latched on the chip at the end of the next phase 1. Similarly, data fetch begins with ADDRESS clocked by DCLK during phase 1, and completes with DATA and TAO latched on the chip at the end of phase 2. During data stores, all three busses are outputs from the chip to the memory controllers the full 32-bit real address is transmitted on ADDRESS and TAO during phase 1, and the 31-bit DATA during phase 1.

This cache interface integrates all circulary that normally intervenes between processor and saw cache RAMs. Even the control lines for cache write and tritate output enables and for the address buffer clocks are all generated on chip, for preclion in control of clock skews. Without this level of integration it would not be fessible to sustain but bandwidth in excess of 128 Mbyte/see with standard 25-35 race CMOS SRAMs. The OS stop plays a role in managing the caches to maintain consistency with DMA DO activity without hardware bus watching overhead.

Memory Interfaces. The memory control interface on the right side of Figure 5 includes several signals interface content of the content of the figure 5 includes several signals interface content on each mire and store respectively, while Acceptage distinguishes notify, byte, halfword, tribyte, and word transfers, RdBury and WiBury control termination and initiation of the stalls that occur when the cache misses or the write buffer is full. Bus Error warms of hard storage errors, such as non-recoverable ECC conditions or bus timeout. Other saynchronous events are signalized on air external interrupt lines. The memory interface can also support configurations with one or both taches missing.

External coprocessor interface. Pigure 5 siso illustrates the external coprocessor interface, which is designed to support a floating point unit.

ATT THE THE THE



# Table of Contents

General Chairman's Message ,	-
Pergram Chainnap's Mussage,	<b>v</b> 
Compeon Spring 86 Committee	11
Supercompoters: Maxis to Minis Chairman: S. Fernbach	2
Today's Supercomputers  #.G. Streens, Jr. The 18M 3000 Vector Computer System.	7
F.R. Moore and D.S. Webrty  A Survey of High Performance Computers  J.J. Dongarra	8
Unix Portability Chairman: J. Worren	
The Ponability of Unix Applications Programs and Other Modern Folk Tales	14
What Do Copyrights and Patents Protect? Chairman: A. Smith	
Copyright Protection of Computer Programs	
Copying of Comparable Programs under the Copyright Law	24 30
The Scope of Software Copyright is Program Design Protections  S.M. Ketth  Distinguishing Legitimate Reverse Engineering from Unlawful Chip Piracy under the	H
Semiconductor Chip Protection Act  R.H. Stern	34
The Next Generation of HP Computers: The Spectrum Program Chairman 7. Leiloits	
Beyand RISC: High-Precision Architecture	
Compilers for the New Generation of Hewlett-Packard Computers  D.S. Coutant, C.L. Hammond, and J.W. Kelly	48
Integrated Services Digital Network Chairman: A. Wetseberger	
National and International Standards on ISDN	64
IC Solutions for ISDN	70

	Low-cost Typesetting with Microcomputers
	Chairman: R. McClure Personal Computer-Based Pagination Systems
	• • • •
	Digital Rotals for Low-cost Typesetting Systems
	The Strategic Defense Initiative: The Software Reliability Issue Chalman: J. Warren
	The Spectrum of Design Choices for Strategic Defense
	Why We Would Never Trust the SDI Software
	Early LSDI4 Applications: The Reality Test Chairman: R. Kunzelman
	ISDN Field Trials
	J. Spluar
	ISDN and the Data Communication User
	Knowledge: Processing Chairman: J. Cuadrado
	A View of Goal-Oriented Programming
	Intelligent System for Asslog Design
	ISSD: An Intelligent Support System for DSP Design
	The MIPS Microprocessor Chairman: J. Hennessy
	A CMOS I:ISC Processor with Integrated System Functions. 126  J. Moussourfs, L. Crudete, D. Freitas, C. Hansen, E. Hudson, R. March.  S. Persbutht, T. Floridas, C. Romer, and D. Van, Had.  S. Persbutht, T. Floridas, C. Romer, and D. Van, Had.
T . T	S. Praybytht, T. Riordan, C. Rower, and D. Van's Hog  Engineering's RISC Compiler System.  F. Chow, M. Himelstein, E. Killian, and L. Weber  132
	Operating System Support on a RISC
	PC Network Operating Systems Chairman: #f. Freeman
	VIANET®: A Distributed Operating Environment
	B.D. Johann  Expanding Capabilities in High Performance Networking
	PC Network Services for Distributed System Design
	•
210700	
	<b>黎明的眼睛眼睛,一直一直看着一个一个一个一个一个一个一个一个一个一个一个一个一个一个一个一个一个一个一个</b>

USA vs. Japan: Who Will Win and Why Chairman: E. Miller	142
The Samuri and the Cowboy: Bushido vs. Macho	. 102
Fish Generation Architectures Chairman J. Goodman	
KABU-WAKE: A New Parallel Inference Method and its Evaluation  K. Kumon, H. Masscowo, A. Itashiki, K. Sasah, and Y. Sohma  Evaluation of PSI Micro-Interpreter  Evaluation of PSI Micro-Interpreter	. 168
K. Nakajima, H. Nakashima, M. Tokola, K. Tati, S. Othias, I. Yamomata. and M. Missil	
High Performance Prolog, The Multiplicative Elect of Several Levels of Implementation.  A.M. Despala, Y.N. Fan, T.P. Dobry, J.H. Chang, and W. Chrin	. 178
CLIPPER Microprocessor Chairman: A. Smith	
The CLIPPER® CAD System: Integrated Hierarchical VLSI Design	
L. Nef C Compiler Implementation Issues on the CLIPPER "Microprocessor	
The Next Generation of Powerful Home Computers Chairman: B. Browton	
The Rebirth of Home Computing	
Inside the Amiga Computer  J.G. Miner  The Design of the Atari ST Computer System	
S. Shiyii and L. Tramiel Optical Publishing	
Chairman: D. Mattandrea  Pull Text Applications on the CD-ROM: Some Design Considerations	220
A. Mathur The CVD Format in the Development of the Video Book and the Impact of the Video Book on Electronic Publishing M.R. Seigel	222
Fifth Generation Languages Chairman: A. Despain	
MENDEL: Prolog Based Concurrent Object Oriented Language	
Gurbage Collector with Area Optimization for FACOM ALPHA  M. Niwa, M. Yuhara, K. Hayashi, and A. Hanori  A New Optimization Technique for a Prolog Compiler.	
S. Abe, Kl. Kurosawa, and K. Kiriyama	
•	

	New Architectures for High-Performance Computer Execution Chairman: Y. Pan
	Gening High Performance with Slow Memory
,	Experiments with rirs, a Kearries of the from Annabation of the Computers
	Low-cost Pucket Radio Networking
	Chairman: H.S. Magnuski The Stanford Packet Radio Network
	M.J. Flynn, C. Spangler, and A. Zimmerman An Inexpensive Megabli Packet Radio System
	R. Bliber II. R. Parker, and R. Cole Public Domain Packet Radio Networks
	CAD/CAIA Data Base Management Chalman: H.R., Johanon
	Knowledge Base Management for CAD/CAM
	The Architecture and Prototype Implementation of an Integrated Manufacturing Database  Administration System
i	M. Mitchell, and E. Barkmeyer  Design Evolution and History in an Object-Oriented CAD/CAM Database
	Light Industrial Robotles Chairman: C. Nehring
	Robotic Workcell Layout
Age Suggester	C.S. Jenning  Papel Session: The Green RISC vs. CISC Debate Chalman: Y. Patt
•	Compoon Panel: The RISC vs. CISC Debate
	A Broader Range of Possible Answers to the Issues Raised by RISC
	Nontraditional Applications of the Electronic Spreadsheet Programs Chairman: B. Hanaaford
	The Electronic Spreadshoot: A Workstation Front End for Parallel Processors
	, n

!

		-
	Object Oriented Database Systems Chairman: M. Stonebruker	
	An Approach to Persistent LISP Object:	
	An Object-Orientel Approach to Data Management	
	Object Management in a Relational Data Base System	
	Digital Broadcasting on Radio, Television, and Cable Chairman: D.P. Waters	
	Overview of Digital Broadcasting	
	US Efforts Towards Supercomputers Chairmso: P.S. Schneck	
	Supercomputer Activities of the Federal Coordinating Council on Science, Engineering.  and Technology and the Department of Energy's Supercomputer Program	
	J.F. Decker The DARPA Strategic Computing initiative	
	The Supercomputing Research Center	
	Panel Session: Software Quality Metrics Chairman: N. Schneidewind	٠
	Concept of a Software Quality Metrics Standard	
	Database Machines Chairman: P. Hawthern	
	Design Considerations for 1990 Database Machines	
* Property	The Anatomy of a Data Base Computer System—Revisited	
	A Database Machine for Local Area Networks	
	Designing with Gallium Arsenide Components Chairman: S. Long	
	Commercializing GaAs LSI	
	Managing the Multiple Component Problem for Large Gallium Arsenide Systems	
	New Computing Alternatives Chairman: C. Maples	
^/	The Architecture of the Alliant FX/8 Computer	
	Applying Parallel Processing	
	A VLSI Parallel Computer	

Man	of acturing Automation Protocol: Plans, Products, and Applications
	Chaltman: D. Lynch
	P in the Factory
Test	ing and its Role in MAP Resitation.  R.H. Muralidhar and A.H. McMillan
Con	currency Costrol Chairman: N. Piraketh
Dist	Pared Markis Version Ontimistic Concurrency Control for Relational Databases
	Do. Agrawal, A.J. Bernstein, P. Gapta, and S. Sengupta Imal Processing of Simple Queries in Ring Networks
	1
Con	G. Gurser
770	A. Hac'
· VL	SI Test Capabilities
	Chairman: J. Zasio Il World Beilt-in Tess for VLSI
	D.R. Regnick Hiple Fuult Descention in Purity Trees S. Mourad, J.L.A. Hughes, and E.J. McCluskey
An	S. Mourad, J. J. Neymer, and S. Michaels, Automatic Test Generation System for Large Scale Cone Arrays T. Alkyo, Y. Hatano, J. Ishii, N. Karasawa, and S. Fajii
	e New Wave of Affordable Super-minis/Mini-supers Chainnan: J. Dongarro
	c CONVEX C-I 64-bit Supercomputer
	allelizing Large Existing Programs: Methodology and Experiences
	e Architecture of the Culler 7
	e SCS-40 and Contributing Technologies
Patrick Complete	part of Micro Computer Technology on Navigation Chairman F. Ciegg
. A1	Novel Approach to Automotive Navigation and Map Display
М	c. Ould
Sb	ould Computer Science Curriculum Be Accredited? Chauman: T. Cein
	mputer Science Program Accreditation and the Liberal Arts College: A Summary of 1900 Workshops
	G.L. Engel
. Co	reputing Sciences Accreditation at the Age of One
Co	mputer Science—A Profession?
	ziv
din er : Call	THE REPORT OF THE PARTY OF THE
1	

User's Experience with Sillion Compilers
Chairman J. Marroy
A Custon E. Cfor Linear Detection
M. Sundaromorthy and J.R. Southard
Compiling a Music Signal Processor.
D. Rossum
Using Sillion Compilination in a Commercial Product Development Project
N. David

Late Paper
Setting-Up in Japan by Leversging Your Assets Current Developments
J. Gresser
Author Index.
517


# LSIOU

# LR2000 **High Performance RISC Microprocessor Preliminary**

Description

The LR2000 CPU is a high-speed HCMOS implementation of the MIPS RISC (Reduced Instruction Set Computer) microprocessor architecture. The MIPS architecture was initially developed at Stanford University under the auspices of DARPA. The LR2000 is an extension of the Stanford MIPS ar-chitecture developed by MIPS Computer Systems, Inc. This architecture makes possible a microprocessor that can execute instructions for high-level language programs at rates approaching one instruction per processor clock. It supports up to three (ightly coupled coprocessors including the single chip LR2010 Floating-Point Accelerator.

The full-custom 32-bit VLSI CMDS Reduced In-struction Set Computer shown in the CPU chip photo includes thirty-two 32-bit registers, on chip TLB (translation lookaside buffer), memory management unit, and cache control circuitry.



LR2000 CPU Chip Photo

Features

- m Reduced Instruction Set Computer (RISC)
- architecture
   MIPS instruction set
- Simple 32-bit instructions, single addressing
- Register to-register, load-store operation
  -Air distructions (except MPY and DIV) execute in a single cycle

- High gerformance
   Fast instruction cycle with five stage pipeline
   Efficient handling of pipeline stalls and exceptional events
- exceptional events

  Two speed versions
  L172000712 12.5 MHz 8 VAX mips equivalents
  L112000116 16.7 MHz 10 VAX mips equivalents
  Optional devices tightly coupled for high
- partormance LR2010 LR2020 Floating-Point Accelerator (FPA) Write Buffers (WB)
- 32 general-purpose registers
   On-chip eache control
  - Separate external instruction and data cache memories
  - From 4 to 64 Kbytes each

- Both cache memories accessed during a single CPU cycle

  Oual cache bandwidth up to 133 Mbytes/second
- Uses standard SRAMs LR2000/12 35 ns access time LR2000/16 25 ns access time
- a Dn-chip memory management unit (MMU)
- Fully-associative, 64-entry translation lookaside buffer (TLB)
- Supports 4-Gbyte virtual address space
   Multi-tasking support
   User and kernel (supervisor) modes

- · Seamless coprocessor interface
- Generates all addresses and handles memory interface control
  Supports up to three external coprocessors
- Strong, integrated software support UMIPS operating system System V.3.4.3 BSD
  - Optimizing compilers
    - FORTRAN COBOLILPII PL-1 (LPU Pascal
- o 144 ceramic pin grid array package

MR0105703

1988 LSI Lager Corporation

Order Number LR7000

LR2000 High Performance RISC Microprocessor Preliminary



Ora (12 · 0

Introduction

The LR2000 processor consists of two processors implemented on a single chip. In addition to a RISC (Reduced Instruction Set Computer) CPU there is a

system control coprocessor (CPO) which contains a TLB and control registers to support a virtual memory subsystem.

Block Diegram

Gynam Carrol Caprocant Carrol

Marce Posterina Carrol

Lazarteri James

Bassery

Instructions

All LR2000 instructions are 32 bits in length. To simplify instruction decoding, only three instruction formats are supported immediate, jump and register). The instruction set can be divided into the following groups.

- Load/Store instructions move data between memory and the general registers. All instructions are than executed on values stored in the general registers. There are no operations performed on operands in cache or main memory. Loads and stores are all 1-type instructions since the only addressing mode supported is base register + 16-bit immediate offset.
- Computational instructions perform arithmetic, logical and shift operations on values in registers.
   These can be R-type (both operands are registers) or I-type (one operand is a 16-bit immediate) instruction formats.
- Jump and Brench instructions change program flow. Jumps are always to an absolute 26-bit address (J-type format for subroutine calls) or 32-bit register byte addresses (R-type for returns and dispatches). Branches have 16-bit offsets relative to the program counter (I-type). Jump and link instructions save a return address in register 31.

- Coprocessor instructions perform operations in the coprocessors. Coprocessor loads and stores are l-type, or have coprocessor-dependent formats. Coprocessor of instructions perform operations on the CPO registers in manipulate memory menagement and exception handling facilities.
- Special instructions perform a variety of tasks including movement of data between special and general registers, trap and breakpoint. They are always R-typa.

The LR2000 CPU provides 32 general purpose 32-bit registers, a 32-bit program counter and two 32-bit registers which hold the results of integer multiply and divide operations. The functions traditionally provided by a program status word (PSM) register are bandled by the status and cause registers in the CPO.

The LR2000 supports a user and kernel (supervisor) mode. The LR2000 normally operates in user mode until an exception is detected forcing it into the kernel mode. It remains in kernel mode until a restore from ocception (RFQ) instruction is eaccuted. The 4-Gbyte address space is divided into 2 Gbytes for users and 2 Gbytes for the kernel.

MR0105704



Table 1. Instruction Summary

OP	Description
	Lond/Store Instructions
18	- Load Byte
isu .	. Load Byte Unsigned
TH	Load Halfword
THO	Load Halfword Unsigned
LW	Load Word
	Load Word Left
LWL	
LWR	Load Word Right
SB	Store Byte
SH	Store Hallword
SVY	Store Word
SWL	Store Word Left
SWR	Store Word Right
	Arithmetic Instructions
	(ALU Immediate)
ADDI	Add Immediate
ADDIU	Add Immediate Unsigned
SLTI	Set on Less than Immediate
SLTIU	Set on Less than Immediate
50.115	Unsigned
ANDI	· AND Immediate
ORI	OR Immediate
XORI	Exclusive OF: Immediate
נטו	Load Upper Immediate
LUI	
	Arithmetic Instructions
	(3-operand, register-type)
ADD	Add
MODU	Add Unsigned
SUB	Subtract
SUBU	Subtract Unsigned
SLT	
SLTU	Set on Less than Unsigned
AND	AND
OR	OR
XOR	Exclusive OF:
NOR	NOR
	Shift Instructions
SLL	Shift Left Logical
SAL	Shift Right Logical
SRA	Shift Right Arithmetic
SLLY	Shift Left Logical Variable
SRLV	Chile Diebe Legical Mariet
SRLV	Shift Right Logical Variable
SUMA	Shift Right Arithmetic Variable
	Į
	1

OP	Description	$\neg$
TUM	Multiply/Divide Instructions Multiply	
MULTU	Multiply Unsigned	l
OIVU	Divide	ı
MFHI	Divide Unsigned Move From KI	
MTHI	Move to HI	- 1
MFLO	Move From LO	
MTLO	Move to LD	
	Jump and Branch Instructions	_
j i	Jump	
JAL	Jump and Link	
JR	Jump to Register	
JÄLR	Jump and Link Register	•
BEQ	Branch on Equal	
BNE	Branch on Not Equal	
BLEZ	Branch on Less than or Equal to	
	Zero	
BGTZ	Branch on Greater than Zero	
BLTZ	Branch on Less than Zero	
BGEZ	Branch on Greater than or Equal	
DITTAL	to Zero	
BLTZAL	Branch on Less than Zero and Link	
BGEZAL	Branch on Greater than or Equal	
DULLAL	to Zero and Link	
	Special Instructions	
SYSCALL	System Call	
BREAK	Break	
- Constitution	Coprocessor Instructions	_
LWC2	Load Word to Coprocessor	-
SWC1	Store Word from Coprocessor	
MTCz	Move to Coprocessor	
MFCz	Move from Coprocessor	
CTCz	Move Control to Coprocessor	
CFCz	Mova Control from Coprocessor	
COPz	Coprocessor Operation	
BCzT	Branch on Coprocessor 2 True	
BCzF	Branch on Coprocessor 2 False	
. 1	System Control Coprocessor	
	(CPO) Instructions	
, MTCO	Move to CPO	
MFCO	Move from CPO	
TLBR	Read Indexed TLB Entry	
TLBWI	Write Indexed TLB Entry	
TLBWR Tlbp	Write Random TLB Entry Probe TLB for Matching Entry	
RFF	Restore from Exception	



R2000 Register	22 General Purpose Registers 0 22 Muhiphyllivide Registers 0	
rganization	rt Dierteind D	
•	11 0	
	12 Program Constant 0	
	•	
• ,	13	
•	131	
	Figure 1. CPU Registers	
System Control Coprocessor (CPO)	The LR2000 can operate with up to four tightly coupled coprocessors (CPO thru CP3). The system control coprocessor (CPO) is on the LR2000 chip and supports the virtual memory system and programmable registers.	
	Memory Management and Exception Hunding	
•	Letty16 Erry16 Register	
	TLB Register Register	
	Bertieri Rardons Baginst C Baginst C	
· · · · · · · · · · · · · · · · · · ·	Used with  Wroad Miseney System  Dead with  Exception Proceeding	
	Figure 2. CPO Registers	
Coprocessors	Three types of coprocessor instructions are sup- ported; loads and stores, internal operations; and moves between the coprocessors. The LRZDOO coprocessors and the main processor share the same instruction stream. Coprocessor instructions main processor.	



Memory	Management
Svetam	

The LRZIXOD supports interfaces-to-cache memory and main memory. Often-used operands and instructions are placed into cache memory where the processor can access them quickly. Two directivapped naches for instructions (I-cache) and data (I)-cache) can range in size from 4 Kbytes to 64 Kbytes. Cache memory access operations take a single cycle to complete. A main memory interface supports reads and writes from/to main Inon-cache) giermory.

The LR2000 has an addressing range of 4 Gbytes (2 Gbytes for the user, 2 Gbytes for the kernel). Since most systems implement physical memory sizes under 4 Gbytes, the LR2000 provides for the logical expansion of memory space by translating

addresses composed in a large virtual address space into available physical memory address.

The on-chip translation lookaside buffer provides very fast virtual memory access and is well matched to the requirements of multi-tasking operating systems. The fully-associative TLB contains 64 antires, each of which maps a 4-Kbyte page, with controls for read/write access, cacheability and process identification.

The D-cache can be isolated from main memory. The processor also allows swapping of the instruction and data caches. Both operations are used to support cache flushing, diagnostics and trouble shooting.

# Pipeline Architecture

The execution of a single LR2000 instruction consists of five primary steps:

Fetch the instruction (I-cache).

RD Read any required operands from CPU registers while decoding the

Perform the required operation of instruction operands.

MEM Access memory (D-cache).

Each of these steps requires an average of one CPU cycle. The LR2000 uses a five-stage epietine to achieve an instruction execution rate approaching one instruction per CPU cycle. This pipeline operates efficiently because different CPU

AL U

WB

Write results back to the register file.

resources (address and data bus accesses, ALU operations, register accesses, etc.) are utilized on a non-interfering basis. Even load and store operations execute in a single cycle.




Figure 3. Instruction Pipeline

## Memory System Historichy

The LR 2000 supports a high-performance memory hierarchy which centers on the use of external caches. Separate data and instruction caches allow the processor to obtain data and instructions at the CPU cycle rate. These caches are built using commercially available high-speed static RAMS. To en-

sure dals consistency, all data written into cache should be written through into main memory. Optional LR2020 write buffers are four-deep, 32-bit write buffers which capture output data from the CPU and ensure its passage on to main memory.

# Software and Development Support

The UMIPS operating system is licensable in compiled form from LSI Logic and in source code form from MIPS Computer Systems, Inc. UMIPS is available in both System V.3 and 4.3BSD. UMIPS includes the full complement of UNIX software development utilities such as text editing, source code checking, source code debugging, performance analysis, document formatting, software

project management and compiler generation. Compilers for C, Pascal FORTRAN, Ada, COBOL and PL-1 are available from LSI Logic or third parties.

Board-level products are also available to use as machine code compatible execution vehicles to verily correctness and performance of machine-level inserted incompatible.

For software and applications development the M/800 and M/1000 systems are available.

LSIROGIC

LR2000 High Performance RISC Microprocessor Preliminary

Pin Descriptions

(Note: an asterisk" indicates an Active-LOW signal)

Data Bus (D31:00)
The 32-bit bidirectional data bus carries all data and instructions between the CPU, caches, main memory and coprocessors.

Data Parity (DataP3.0)
The 4-bit bidirectional data parity bus provides
even parity for each of the four bytes of the 32-bit
data bus. A data parity error is treated as a cache

Address Low Bus (AdrLo15:00)
The 16-bit AdrLo output carries low-order address bits to the caches end memory subsystem. Only the 14 most significant bits are used to access cache locations. All 16 bits are used for main memory accesses along with 16 bits of the tag bus to form a 32-bit physical memory address. The AdrLo bus is set to high impedance when reset is asserted or when the processor is brought out of reset in the lest state.

Tag Bus (Tag31:12)
The 20-bit tag bus transfers cache tags into the CPU during cache reads. During cache writes, the tag bus carries tag bits into the cache. For main memory accesses, the 16 most significant bits are combined with the Adrlo bus to form a 32-bit physical address.

Tag Valid (TagV)
TagV carries the valid bit between the LR2000 and
the caches. Curing write operation, TagV is HIGH
when writing a full 32-bit word to cache and LOW
otherwise. During cache reads, TagV is used as one
of the criteria in determining whether a cache hit
has occurred.

Tag Parity Bus (TagP2:0)
This 3-bit bidirectional bus contains even parity for Tag31-12 and TagV. Tag parity is generated for cache writes and checked during caches reads. A tag parity error is treated as a cache miss.

I Coche Read (IRd)
O-Cache Read (IRd)
These outputs are asserted during I-cache and
O-cache read operations to enable the outputs of
the cache RAMs.

I-Cache Write (IWr)
O-Cacha Write (IWr)
These outputs are asserted during I-cache and
O-cache write operations. These signals are typically used as the write-enable or write-strobe input
to the cache RAMs.

I-Cacha Latch Clock (ICIk\*)
D-Cache Latch Clock (DCIk\*)
These outputs are asserted during every cycle.
These signals are used to latch addresses into external latches and onto the address bus for the cache RAMs.

Access Type (AccTyp2:0)
AccTyp1 and AccTyp0 indicate the data size for mamory accesses and processor-coprocessor transfers as shown below.

Table 2. Access Type Bit Decoding

AccTyp 1 0	Data Size
0 0	Byte (8 bits) Hall-word (16 bits)
10	Three bytes (24 bits) Word (32 bits)

AccTyp2 indicates the purpose of an access: Ouring stafl cycles, when main memory read is as a result of an 1-cache miss, [AccTyp2 is HIGH) or as a result of a D-cache miss [AccTyp2 is LDW].

During run cycles, when the processor data bus will be used during the current cycle, AccTyp2 is LOW, otherwise AccTyp2 is HIGH.

Memory Write (MemWr\*)

The MemWr\* output is LOW, when the processor is performing any write-to-memory. This signal indicates that the tag and address-low buses contain a valid byte address.

Mamory Read (MamRd\*)
The MemRd\* input is LOW when the processor is performing any read-from-memory. This indicates that the lag and address-low buses contain a valid byte address.

Write Busy (WrBusy)
The main memory subsystem places the WrBusy\*
input LOW to inform the processor that it is not
able to accept write data. If the processor needs to
perform a write operation while WrBusy\* is LOW.

the processor stalls until WiBusy" becomes HIGH.

Read Busy (RdBusy)

The main memory subsystem places RdBusy input HIGH to indicate that it is not ready to supply read data requested by the processor. Whenever there is a cache miss, the processor always initiates a read staff while it performs a main memory read. When RdBusy is HIGH it causes the processor to remain

in a main memory read stall until it goes LOW.

sor is performing stall cycles.



Pin Descriptions (Continued)

Run\* The Run" input is LOW when the processor is performing a run cycle and is HIGH when the proces-

Exception\*

The Exception output is LOW when the processor is responding to an exception and its instruction pipeline has been disrupted. Coprocessors are expected to terminate any instructions in their

Coprocessor Busy (CpBusy\*)
The input is set LOW by the coprocessor if it needs more time to resolve a data dependency in the instruction stream. When this occurs, the processor initiates a stall which is terminated when CpBusy\*

Coprocessor Condition (CPCond3:0) The four Coprocessor Condition inputs are generated by up to four coprocessors and used by the LR2000 as condition inputs and are tested during coprocessor branch instructions. The corresponding coprocessor usable bit (Cu3\_Cu0) in the status register must be set in order to test one of these condition inputs. Certain software that uses the floating-point coprocessor expects that the CpCond1 input is driven by the LR2010 floatingpoint coprocessor

# Bus Errer

This input indicates that a bus error (such as a bus time-out or invalid physical address) has occurred during a RdBusy or WrBusy\* stall and causes ei-ther a data or instruction bus error exception. The BusError\* input is to be used only with synchronous events such as cache miss refills, uncached references and unbuffered writes. A bus error resulting from a bullered write must be signaled using one of the interrupt inputs since the processor is not in a stall and the address that caused the bus error may not still be available to the processor.

# Reset\*

Reset\* is the synchronous initialization input. It must be LOW for a minimum of six cycles to gueranter correct processor initialization, and it must go RIGH with the LR2000 clocks. When Reset\* is LOW, the processor initiates a non-maskable exception and subsequently proceeds to reinitialize the system using a predefined bnotstrap routine.

Interrupt D (Intro?)

When Reset" is HIGH, the value of Intro determines byte ordering or endianness. A HIGH results in a little endian ordering and a LOW results in hig... endian ordering.

Interrupt 1 (Intr1")

When Reset\* is HIGH, a LOW on Intr1\* causes the processor to place all outputs into high impedance to allow external logic to drive signals for boardlevel testing.

Interrupt 2 (Intr2\*) When Reset\* is LOW, the value of Intr2\* determines whether caches are presumed present for instructions and data.

Interrupt 3 (Intr3") When Reset' is LOW, a LOW on Intr3' causes the processor to place its data and tag outputs into high impedance during write-busy and coprocessor-busy stalls. If Intr3° is HIGH during reset

the data and tag buses are driven during phase 2 of stall cycles. For designs that do not use buses dur-ing such stalls, enabling the bus drive prevents the buses from floating for extended periods and avoids overall system design problems."

# Interrupt 4 (Intr4\*)

When Reset is LOW, a LOW value of Intr4\* causes the processor to insert additional phase delay into its input clock paths. This allows coprocessors to phase lock to the processor and minimize ....

Interrupt 5 (Intr5")

Intr5° must be held HIGH during phase 2 while Reset" is HIGH. This will maintain compatibility with future product revisions.

SysOut", CpSync" Synchronizing Clock Outputs.

Clk2xSys, Clk2xSmp, Clk2xRd, Clk2xPhl Four clock inputs. These can be adjusted to obtain optimal positioning of cache interface signals. The relative differences between the clocks are more important than the absolute clock timing. These differences are used to establish the parameters for cache timing.



# Operating Parameters

# Absolute Maximum Ratings'

Parameter	Description	Min	Mex	Uaite
VCC VDV	Supply Valtage		• 7.0 • 7.0	٧
TST TA	Storage Temperature Doers ting Temperature	-65	• 150 • 70	C
cco	Load Capacitance		100	ρF

# Operating Range

Range	Ambient Temperature	VCC
Commercial	0°C to 70°C	57 15%

- Note::

  1. Operation beyond the limits set forth in this table may impair the useful life of the device.

  2. VIN Min. = -2.0 V for pubs width less than 15 ns.

  3. Not more than are output schoold be shorted at a time.

  Duratine of the short abouted not exceed 30 excends.

# DC Characteristics

Parameter		Test	12.5 MHz		16.87 MHz		
	Description	Conditions	Min	Max	Min	Max	Vuits
AOF	Output High Voltage Output Low Voltage	VCC - Min. 10H 4 mA VCC - Min. 10L - 4 mA	3.5	0.4	3.5	0.4	٧
AIR .	Input High Voltage		2.0 -0.5'	VCC+0.5 0.8	2.0 -0.5'	VCC + 0.5 0.8	٧
VIHS VILS	Input High Voltage Input Low Yoltage		- 2.5' -0.5'	VCC+0.5 0.4	10¹ -0.5²	VCC+0.5 0.4	٧
Cin COut	Input Especitance Dutput Capacitance		10 10		10 10		pf pf
IDD	Operating Current	VCC - Min.		250		300	mA.



Notes: 1. VIL Min. -- 3.0 V for guise width less than 15 m. 2. VIHS and VILS apply to CILZEST2. CILZESGQ, CILZERd, CILZEPhi, CpBusy and Reset\*.







# AC Specifications

Tables 3 through 5 list the preliminary ac electrical specifications for the LR2000. All timings are referenced to 1.5 Y. All output timings assume 25 pF of capacitive load. Output timings should be derated where appropriate using the values provided in Table 6.

Table 3. Clock Parameters (Refer to Figuro 4)

			12.5 MHz		16.567 MHz			
Parameter	Symbol	Test Conditions	Min	Mex	Min	Mex	Units	
tnext Clock High	TCMfigh	Transition ≤ 5 to	16		12		83	
thout Clock Fow	TCklow	Transition ≤ 5 ms	15		12	1	as as	
Clock Period	TOUP		40	1000	30	1000	0.8	
Ch 215ys to Ch215mp	. TSys-Smp		0	tCyc+4	0	1Cyc + 4	cs cs	
Ch2:Smp to Ch2:Rd	TSmp-Rd		1 0	ICYE+4	0	1Cyc+4	2.5	
Ch2:Smp to Ch2:Phi	TSmp	]	111	ICYE+4	9	1Cyc+4	63	

# Table 4. Run Operation Parameters (Refer to Figures 5-8)

Parameter	Load		12.5 MHz		16.667 MHz			Offset from
	6F	Symbol	Min	Max	Min	Max	Units	SysOut*
Data/Tag Yafid	25	IDVE	2.	3.5	2	3	R3	TSys
Data/Tag Enable Data/Tag Disable		LDEa LDDis	-1: 0	-2.5 -1	-1 0	-2 -1	as As	Tâys TRATSys
Write Delay	25	(WIDI)	0	7.5	0	5	as	TSmp-T5ys
Data Setup Data Hold		10S 10H	11.5 -4		9 -4		OS RE	TSmp-TSys TSmp-TSys
CoBusy Setup CoBusy Hold		ICBS ICPH	. 15		13 -4		AS DS	TSmp-TSys TSmp-TSys
Access Type (1:0) Access Type (2) Memory Write Exception	25 25 25 25 25	· tAcTy tAcTy2 tMWr tExc	1	10 20 10 10	1	7 17 7	22 22 23	TSys TSys TSys TSys

# Table 5. Stall Operation Parameters

	Lord		12.5 MHz .		16.567 MHz			Offset from
Parameter	6F	Symbol	Mia	Maz	Min	Max	Uaits	SysOct*
Address Valid	25	ISAYAI		38		30	62	TSys .
Access Type	25	1SAcTy		35		27	RS	TSys
Memory Read Initiate	25	tMRdI	1	35	1	27	ns	TSys
Mamory Read Terminate	25	tMR4T	• 1	10	1 1	7	A\$	15yz
Rup Terminate	25	tStl	5	25	. 5	17	· 8:\$	TSys
Run Initiate	25	tRun	5	15	5	12	ns.	TSys
Memory Write	25	ISMWr	5	35	5	27	RE .	TSys
Exception Valid	25	tSExe	15	28	1 5 1	20	81	TSys

# Table 6. Capacitive Load Dereting

		12.5	MHz	16.58		
Paramatar	Symbol	Min	Max	Min	Max	Unite
Load Derate	CLD	1	2.5	1	2	ast25 pf






Figure 6. Interrupt Input Timing










Figure 7. Cache Operation Timing




Figure 8. Coprocessor Run Timing






Figure 9, 144 Ceramic Pin Grid Array

9



# Pin Assignments

Pin	Pia Number	Pin Name	Pia Number	Pin Name	Pin Number
Name		Teg(12)	814	Adriat0)	£1
Date(D)	E2	Teg(13)	- ĉij	- Adria(II	ii
Data(1)	0)	Tag(14)	813	AdrLo(Z)	02
Data(2)	- 13		B15 ·	Adriado	81
Data(3)	<u> 62</u>	Tep(15) Tag(16)	ะเว้า	Adrial	ČŽ -
Data(4)	G1		014	Adrta[5]	Č4
Data(5)	H2 .	Tag(17)	cis	Adria(6)	AZ
Datatil	HI	Tag(18)	015	Adrio(7)	Bi
Data(7)	F2	Tag(19)		Adria(B)	CS CS
Data(8)	13	Tag(20)	£14 }		. 63 84
Data(9)	ا در ا	Tag(21)	F14	AdrLe(9)	A3
Data(10)	ו ונ	Tag(22) Tag(23)	G14	Adria(10)	Ã
Osta(11)	K2	Tag(23)	F15	Adrio(11)	
Data(12)	l u	Tag(24)	HIS	ArdLe(12)	85
Oa1s(13)	Mi	Tag(25)	H14	Adrio(13)	87
Date(14)	וא ו	Tag(26)	J15	Adria(14)	AB
Date(15)	l iii	Teg(27)	K15	Adrio(15)	A7 ·
Data(16)	M2	Teg(27) Teg(28) Teg(28) Teg(30)	J13	ACCO	· F1
Date(17)	l ii l	Tag(29)	J14	ACCI	<u>u</u>
Dats(18)	N2	Tag(30)	L15	ACCS	01
Data(19)	ו אם ו	1 (((2)	L14 .	VCC3	N7
Data(20)	P2 02	TeoPID	C14	VCC4	NB
Data(21)	02	TagP(1) (	G15 (	YCCS	012
Data(22)	P4	TegP(Z)	K14	VCC6	015
Data(Z3)	l Pi	TagY	N15	VCC7 VCC8	M15
Osta(24)	NS	less*800	C9 .	VCC8	ніз
Oata(25)	03	lat/*(1)	89	VCC9	£15
Data(26)	P5	Intr*(2)	All	ACC10	£15 A15
Data(27)	. P6	late (I)	810	VCC11	C8
Osta(28)	05	Inu*(4)	C10	VCC12	AS
Data(29)	07	Imr (5)	· A12	VCC13	C3
Data[30]	PB ·	CoCond(O)	A8	VCC14	ÄÏ
Data(31)	06	CpCond(1)	88	6ndO	03
	l $\tilde{\epsilon}$	CoCond(Z)	A9	Gadl	63
CataP(O)	1 22	CoCondD	AID	Gnd2	k)
DataP(1)	i ma	AccTypiO1	P15	Gnd3	. N4
DataP(Z)			M14	Gad4	06
DataPill	備	AccTyp(1) AccTyo(2)	(1)	CodS	209
ChizeSys	510	METANI .	. H12 ==	Gnd6	rio
~ Ch?sSmp ≒≒	P10	MemRd*	N13	Gnd7	MIS
CIL 2xR6	1 . [09]		N14	GedB	K13
Ch 2 Phi		שישי כישיים	less)	God9	Ĝij
ReBusy	CII	VM. Into 1 Way	912 913 1911	Gnd1D	1 113
WiBaty"	A13	A Like On ,	لبيرا		C12 ·
CoBusy	611	TORd A	7011	Gnd11 Gnd12	1 512 .
BusError*	B12	OW: ///W	Old.		C?
Reset*	Wis Court	icu. Ocych.	(E10)	Gnd13	C6 08
SysDur*	BIL CONT.	) ULIX	(21)	fit.	I OR
CoSynt '	( (EXA.)	CDsvistsi	सुर	reservedl	P7
reserved?	B2	Chevrater	86	reserved4	813

Notes: An attensk \* indicates an Active-LOW signal.

To ensure competibility with future versions of the 182000, make no connections to pins labeled reserved.

& W who comes;

. 13,

TSI BOOK

LR2000 High Performance RISC Microprocessor Preliminary

Dhrystone 1.1 Benchmark

Benchmarks

- " لكنان ريبية وثرة بهيد وكالتكليبية بية

The following benchmarks illustrate the performance advantage of the LR2000 processor versus other CISC- and RISC-based machines in use today.


These benchmarks are based on industry standard benchmarking programs which are "compute-bound" to measure CPU parformance (rather than IIO parformance).

Stanford Integer Benchmark

MALE OF THE PROPERTY OF THE PR

The LR2000/12 is the processor used in the M/800 machine, and the LR2000/16 is the processor used in the M/1000 machine. Both machines use the LR2010 Floating-Point Accelerator (FPA).





15

Sales Offices and Design Resource Centers

LEI Logie Corpus Headquarters Miliphon CA 401,431.8000

Artzena 602.851.4560

Celifornia Sen Jose 408.248.5100

Price 214.553.5600

Sherman Oats • 818.906.0333 Calemia 303.7 St.8800

Florida Altemonto Springs 407-339-2242

Batta Ratos • 407.395.6200 Goergia 404,448,4898

(Einels 312,773.0111

Massachusetus 617.890.0180 (Design Car) 617.890.0181 (Sales Olci

Michigan 212,930,6975

Microsuta • 612.921.8300

Hem Jersey 201,549,4500 Rew With 814,454,6583

Morth Carelina e \$12.672.8400

Ohlo 614,438,2644 Oregon 503.644.6697

Pennsylvasia 215.245.4705

Tosas Azzún S12.338.2140 Dates n 214.788.2986

Wrahington = 205.822.4384

Austrie 131 Logic/Steiner 43,222,827474,0

LSI Legic Corporat
el Conada, Inc.
Headquarters
Celpary
el 403.252,9292

Edmenton • 403,450,4400

Ottows a \$12,592,1263

Mactre of • \$14,694,2417 Toronto • 416.622.0403

Yencouver 604.433.5705

France 1.51 Logic S.A. a 23.1.45212525

Izred LSI Legis District • 972.3.5400741

Italy LSI Logic SPA = 39.29.651575 Japas LSI Laple K. K.

latys a 81.3.569.2711

Tautode-Str = 81,298,52,8371

0:120 • \$1.6.947.5281 LSI Lagie Carpor of Kerea Limited = 82.2.785.1693

Eurodes LSI Lagic Limited 46.8.701.4880

Switzerland LSI Lapic/Satz 41.32.515441

United Kingdom LSI Logic Limits 44.344.426544

West Germany LST Legic Gobil Headquarters Marrich 49.89.8760001.0

Occurtor( a 49.211.5961068

Stattgari e\_ 49.711.2262151

131 Legic.EX8 Beria • 48.30.211006.0

LSI Logic/Perturst tsermagen 49.511,6104.0 LSI LogicTEP Elektronik logodiesetethnik Loebeth = 49.451.893941

MR0105718

Printed in USA 078-03 05016 7500.04\_0

LSI Logic and logo design are trademarks of LSI Logic Corporation. MUPS to a trademark of MUPS Comparin Systems, Inc. Ada in a trademark of the Logic Program Office. U.S. Department of Defends. CPLCOBIL and EMPLY. I are trademarks of Logical perfect states, by. UNIX is a replaced trademark of 18 and Labs. VAX in a trademark of Logical Processor.



Description

The LAZO1D Floating-Point Accelerator (FPA) provides high-speed, floating-point capability for systems based on the LAZOOD CPU. The organization of FPA architecture is similar to that of the CPU. allowing high-level language compilers to optimize both integer and floating-point performance. The LR2010, with associated system software, fully


conforms to the requirements and recommenda-tions of the ANSI/IEEE Standard 754-1985. The LR2010 connects seamlessly to the CPU. Since both units receive instructions in parallel, floatingpoint instructions can be initiated at the same single cycle rate as fixed-point instructions.

# Features

- Fully compatible to ANSI/IEEE Standard 754-1985 floating-point arithmetic
   Supports single and double precision data formats
- High speed throughput, low latency
   Two upped versions
  LR:2010LC-12 12.5 MH
- - LR2010LC-16
- . 16.7 MHz.
- Highly pipelined architecture coupled with optimizing compilers generates high throughput.
   Load/store oriented instruction set initiates floating-point instructions in a single cycle and overlaps execution with additional fixed or floating-point instructions.
- Status/control registers implemented to provide access to all IEEE Standard exception handling
- capability.

  Sixteen on chip 64-bit registers individually accessible for flexible operation
- E Complete instruction set
- Single and double precision multiply, divide, add,
- subtract, negate, absolute value
  Conversion toffrom all supported formats
  Comparison instructions derived from predicates
- named in IEEE Standard
- 84-pin ceramic leaded chip carrier
   LR2010 FPA performance floating-point
- benchmarks
- e Linpack
- Single precision
  Double precision
  Whetstone
- 4.8 MFlops 2.2 MFlops
- 11.4 MWips
- Single precision
  Double precision
- 9.1 MWips
- Livermore loops - Single precision
- Double precision
- = 256-Paint FFT

9.6 = VAX 11/780 " 12.1 × VAX 11/780 9.7 = VAX 11/780 23 - VAX 11/780




LR2010 FPA Chip Photo

MR0105719

C1988 LSI Lage Corporation. All rights reterred.

Order Humber LR2010





Hote: An asserisk \* indicates an Active-LOW Signal.

Figure 1. Functional Block Diagram

Coprocessor Operation

The LR2010 FPA serves as a seamlessly integrated coprocessor in floating-point intensive t.R2000. — based systems. The FPA continually monitors the LR2000 instruction stream. If an instruction does not apply to the coprocessor, it is ignored. If an instruction does not apply to the coprocessor, the FPA executes the instruction and transfers results and necessary exception data synchromously to the memory. The FPA performs three types of operations:

- Loads and stores
   Moves
   Two and three-register floating point operations.



FPA Pipeline Architecture

The execution of a single LR2010 instruction consists of six primary steps:

- If Instruction Fetch. The main processor calculates the instruction address required to read an instruction from the I-cache. No action is required of the FPA during this pipe stage since the main processor is responsible for address generation.
- RI) The instruction is present on the data bus during phase 1 of this pipe atage. The FPA decodes the data and determines whether the instruction will be executed.
- ALU If the decoded instruction applies to the FPA, execution commences during this pipe stage.
- MEM If the instruction is a coprocessor load or store, the FPA captures or presents data during phase 2 of this pipe stage.

WB The FPA uses this pipe stage to deal with exceptions.

FWB During this stage the ALU writes resolts back to the register Ge. This stage is equivalent to the WB stage in the LR2000 processor.

The LR2010 architecture contains a pipefine similar to the LR2000 processor. The FPA pipefine contains six stages in contrast to the five-stage CPU providing efficient coordination of exception responses between the FPA and the main processor. Such an architecture operates efficiently because different FPA resources laddress and data bus accesses, ALU operations, register accesses, etc.) are utilized on a non-interfering basis. With the use of optimizing compilers to keep the pipelina full, the LR2010 achieves an instruction rate approaching one instruction per second.




Figure 2. FPA Instruction Execution Sequence




Figure 1. FPA Instruction Pipeline

MR0105721

ينين شروبين براجين

Programming Model

The LR2010 contains sizteen 64-bit floating-point registers. These are Intended to provide a sufficient number of floating-point registers to support allocation of scalar floating-point values and to permit overlapping execution and efficient scheduling of floating-point operations. Each register can hold one value of a single- or doubte-precision format floating-point number. Extended precision or quad precision floating-point formats can be accommodated by combining adjacent registers.

The coprocessor also contains control and status registers used primarily with diagnostic software, exception handling, state saving and restoring, and control of rounding modes.

The LR201C FPA provides three types of registers. shown in Figure 4.

Floating-	Point (FPR) 31	General Purposa Registers (FGR)	
	0.0110	FCRO	一
FPR0 {	(Mest)	'FGR1	⊣
IPR2	(Leist)	FGRZ	╗
PRQ (	Ohrsti	FERS	$\neg$
•	Γ	•	$\neg$
•	. 1	•	
•	1	•	- {
renza (	Resti	FGRM	-
"FREE	(Must)	FGR29	
FPROD	Lenti	There ican will and a	
11,000	DA 151)	FGRIN	
		Fléating-Peint Control Registers (FCR)	
	31	Control Status Register	
		Interropts/Enables/Medes	
	31	implementation/Revision Register	_
	Г		

Figure 4. FPA Registers

Floating-point general purpose registers (FGR) are directly addressable, physical registers. The FPA provides thirty-two 32-bit FGRs individually accessable via move, load and store operations.

Table 1. Floating-Point General Registers

FGR Number	Usage
0	FPR O Geast)
ì	FPR O (Most)
2	FPR 2 (Least)
š	FPR 2 (Mast)
ē	•
•	•
•	•
28	FPR 2B (Least)
29	FPR 28 (Mast)
30 .	FPR 30 (Least)
31	FPR 30 (Mast)

Floating-point registers (FPR) are logical registers used to store data values for floating-point operations. Each of the FPRs is 64 bits wide and is formed by concatenating two FGRs. The FPRs may hold either single- or double-precision format numbers. Only even-numbered addresses are used to address; odd-numbered register numbers are invalid. Ouring single-precision operations only the even-numbered registers are used. Oouble-precision operations access general registers in pairs. For example, in a double-precision operation, selecting FPRO addresses the adjacent floating-point general purpose registers FGRO and FGR1.

Floating-juint control registers (FCR) are used for rounding mode control, exception handling, and state saving. LR2000 coprocessors, in general, can have up to 32 control registers. The FPA implements two: the control/status register (FCR31) and the implementation/revision (FCR0) register.



# Programming Model (Continued)

ولتتنا

The control tratus register contains control and status data that can be accessed by instructions running in either kernel or user mode. It controls the anithmetic rounding mode, the enabling of exceptions, and exception status. Bit assignments are shown in Figure 5.—

The bits in the controllstatus register can be set or cleared by writing to the register using a move control to coprocessor 1 (ctc1) instruction. The register must only be written to when the FPA is register must only be written to when the FPA is not actively executing floating-point eperations. This can be assured by first reading the contents of the register to empty the pipeline. If a floating-point exception occurs as the pipeline empties, the exception is taken and the CFC1 instruction can be re-executed after the exception is serviced.

24 23 22

The FPA control register 0 (FCR0) contains values that define the implementation and revision number of the LR2010 FPA. This information can be used by diagnostic software to determine the coprocessor revision level. Only the low order bytes are defined. Size 15 through 8 identify the implementation and bits 7 through 8 identify the revision number as shown in Figure 6.



imp implementation: 0 = 10 = LR2010, Rev. Revision of FPA. Unused: ignored on writes, zero when read.

Figure 6. Implementation/Revision Register

ره و ۲۰۰۰ و د	535 (C	Exceptions E V Z D U I	VZOUI	Sticky Site VZQUI	RM
c		cleared to reflect the			
	the FPA CpCand a	utput signal,			
Exceptions	, tions that occurred	to indicate any except during the most rec			
Trap Enable	instructions. These bits enable	essertion of the Colo			
		panding exception bi			
Sticky Bits		il an exception occur	3		•
		by explicity loading register (with a move	ww .		
الما اشت الميا	astrucygra.	1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -			
RM'		hase Iwo bits specify ounding modes is to			
_	used by the FPA	•			
0		y ignores writes, und	le-		

11 13

Figure 5. Control/Status Register Bit Assignments

Floating-Point **Formats** 

The LR2010 FPA supports both 32-bit single-precision and 64-bit double-precision IEEE Standard floating-point formats. The 32-bit format has a 24-bit signed magnitude fraction field and an 8-bit exception, as shown in Figure 7.

33	10	2) Z	a
Sign	T	Laponem	fraction
-			n

Figure 7. Single-Precision, Floating-Point Format

The 64-bit format has a 53-bit signed magnitude fraction field and an 11-bit exponent, as shown in Figure 8.




Figure 8. Double-Precision, Floating-Point Format

Floating-point representations in the LR2010 are composed of three fields:

- 1. A 1-bit sign:
- 2. A biased exponent: e-E+bias
  3. A fraction; f-.b1b2...bp-1

The range of unbiased exponent E includes every integer between two values EMin and EMax inclusive, and also two other reserved values: EMin - 1 to encode: 20 and denormalized numbers, and EMax + 1 to encode ± ∞ and NaNs (Not-A-Number). For single- and double-precision formats, each representable non-zero value has just one encoding.

The value of a floating-point number is shown in Table 2.

Table 2. Equations for Calculating Values in Floating-Point Format

3	if E - EMas + I and I at Q, then v is NAN, regardess of a.
(2)	if E - EMax + 1 and 1 - 0, then v - 1 - 1 P co
6	il EMin ≤ € ≤ EMas. then v-1-11 2 (1.1)
141	if E = EMin = 1 and 1 = 0, then v = (= 1) <sup>6</sup> 2 <sup>(1)</sup> (0.0)
(5)	if E - EMin - 1 and 1 - 0, then v - ( - 1) 0

For all floating-point formats, if v is a NaN, the most significant bit of f determines whether the value is a signaling NaN or a quiet NaN. The most significant bit of f will be set for signaling NaN.

The values for the parameters described are shown in Table 3.

Table 3. Floating-Point Format Parameter Values

Perameter	Single	Double
P	24	53
EMex	•127	-1023
EMin	126	- 1022
Exponent Bias	•127	• 1023
Exponent Width in Bits	8	11
Integer Bit	Hidden	Hidden
Fraction Width in Bits	23	52
Fermet Width in Bits :		12 " - in 14







# Number Definitions

The IEEE Standard 754-1985 specifies four varieties of numbers that must be represented: normalized numbers, denormalized numbers. infinity, and zero. The definition of each number type in the LRZ010 follows:

**Normalized Numbers** 

Most floating-point calculations are performed on normalized numbers. For single-precision operations, normatized numbers have a biased exponent that ranges from 1 to 254 (-126 to +127 un-biased) and a normalized fraction field, meaning that the lettmost (hidden) bit is one. In decimal notation this allows representation of a range of positive and negative values from approximately  $10^{20}$  to  $10^{-20}$ , with accuracy to seven decimal places.

Denormalized Numbers

Danormalized numbers have a zero exponent and a denormalized (hidden bit - O) non-zero fraction field.

histinity has an exponent of all ones and a fraction field equal to zero. Both positive and negative in-finity are supported.

Zero

Zero has an exponent of zero, a hidden bit equal to zero, and a value of zero in the fraction field. Both + 0 and - 0 are supported.

# Instruction Set Summary

The floating-point instructions supported by the LR2010 are all implemented using the coprocessor unit 1 (COP1) operation instructions of the LR2000 CPU instruction set. The basic operations per-formed by the CPU are:

- Loadistory operations from/to the FPA registers
   Moves between the CPU and the FPA registers
   Computational instructions including floating-point
- add, subtract, multiply, divide and convert instructions
- m Floating-point comparisons

Load, Store and Move Instructions All movement of data between the LR2010 FPA and memory is accomplished by load word to co-processor 1 (LWC1) and store word to coprocessor 1 (SWC1) instructions which reference a single 32-bit word of the FPAs general registers. These loads and stores are unformatted; no format conversions are performed and therefore no floating-point exceptions occur due to these operations.



Instruction Set Summary (Continued) Data may also be directly moved between the FPA and the LR2000 CPU by the move to coprocessor 1 (MTC1) and move from coprocessor 1 (MTC1) instructions. Like the librating-point load and store operations, these operations perform no format conversions and never cause floating-point exceptions. The kied and move instructions have a latency of one instruction. Data being loaded from

memory or the CPU into an FPA register is not available to the instruction that immediately follows the load instruction. Data becomes available to the second instruction following the load.

Table 4 summarizes the LR2010 load, store and move instructions.

Table 4. FPA Load, Store and Move Instruction Summary

lastroction	Format and Description
Load Word to FPA	LWC1 (LOffzet(Base)
(Caprocessia 1)	Sign-extend 16-bit offset and add to contents of CPU register Dese to form address. Load contents of addressed word into FPA general register fs.
Store Word from FPA	SWC1 (1,0)(set(Boxa)
(Coprecesses 1)	Sign-estend 16-bit offices and odd to contents of CPU register base to form address. Store 32-bit contents of FPA general register fr at addressed location.
Move Word to FPA	MTCI ruls
(Coprocessa !)	Move contents of CPU register et into FPA register fs.
Move Word from FPA	MFC1 rLis
(Coprocessor 1)	More contents of FPA general register Is into CPU register rt.
Move Control Word to	CICI ruis
FPA (Coprecessor 1)	Move contents of CPU register et into FPA control register fs.
Move Control Word from FPA (Coprocessor 1)	CFC1 ruls
	Move contents of FPA control register (s into CPU register rt.



Instruction Set Summary (Continued)

Computational Instructions
Computational instructions perform arithmetic
operations on floating-point values in registers.
There are four categories of floating-point
computational instruction:

- 3-operand register-type instructions that perform floating-paint addition, subtraction, multiplication and divisism operations.
   2-operand register-type instructions that perform floating-point absolute value, move and negate operations.
- Convert instructions that perform conversions between the various formats
- m Compare instructions that perform comparisons of the contents of two registers and set or clear a condition flag based on the result of the comparison.

Table 5 summerizes the computational instructions. The first term appended to the instruction op code is the data format specifiers a specifies single-precision binary floating point, d specifies double-precision binary floating point, and w specifies fixed point. When first is single precision or fixed point, the odd register of the destination is undefined.

Table 5. FPA Computational Instruction Summary

in: trection	Format and Description
Flasting-Point Add	ADD Im Id.1s.ft Interpret contents of FFA registers is and it in specified formal first) and odd arithmatically. Place rounded result in FPA register Id.
Floating Point Subtract	SUBJans Info.tl Interpret contents of FPA registers Is and Is in specified format floul and antitimetically subtract Is from Is. Place result in FPA register Id.
Floating-Point Multiply	MULIM: Id.ts.It Interpreted to the second of the specified format flow and entire licely multiply it and is. Place result in FPA register id.
Floating-Point Divide	DIV.last. Id.1s. It Interpret contents of FPA registers Is and It in specified formel (last) and enthmetically divide Is by It. Place remaded result in register Id.
Floating-Point Absolute Value	ABS.Um: Id.1s Interpret contents of FPA register fr in specified format first and take entimetric absolute value. Place result in FPA register Id.
- Flüsting-Print Mort	MORITH 14 15 Interpret contents of FPA register fs in specified format finit and copy into FPA register fd.
Floating-Point Regate	NEG.Int Id. Is interpret contents of FPA register Is in specified forms) first) and take arithmetic negation. Place result in FPA register Id.
Floating-Point Convert to Single FP Format	CYT.S.Im: (d.fs Interpret contents of FPA register is in specified format (Imit and enthmetically convert to the single binary liceting-point format. Place rounded result in FPA register (d.
Floating-Point Convert to Couble FP Format	CVT.D.Inst 10.1s Interpret contents of FPA register Is in specified formet flat) and arithmetically convert to the double binary floating-point format. Place counded result in FPA register Id.
Floating-Point Convert to Single Fixed-Point Format	CVT.W.Int 16,1s transport for the single transport of the single formal flow and sufficiently convert to the single fused-point formal. Place result in FPA register 16.
Floating-Point Compare	C.cond.lat f2,11 to temperate of FPA registers Is and It in specified format that and uniformatically compare. The result is determined by the comparison and the specified condition (cond). After a ane instruction delay the condition is available for testing by the CPU with the branch on Reasing-point coprocessor condition 180-11, 80 (F) instructions.

TO I BOOL

Instruction Set Summary (Continued) Floating-Point Relational Operations
The floating-point compare instructions
(C.Imt.cond) interpret the contents of two FPA
registers (1s,-ft) in the specified format (Imt) and
entitumetically compare them. The result is based
on the comparison and the conditions (cond) specified in the instruction. Table 6 lasts the conditions
that can be specified for the compare instruction
and Table 7 summarizes the floating-point relational
operations that may be performed.

Table 7 is derived from a similar table in the IEEE Standard and describes 26 predicates named in the standard. The table also includes air additional predicates to round out the set of possible predicates based on a condition tested by a comparison. Four mutually exclusive relations are possible:

less than, greater than, equal, and unordered. Note that invalid operations occur only when the comparisons include the less-than and greater-than characters but not the unordered character in the ad hoc form of the predicate.

Branch on FPA Condition Instructions
Table 8 summarizes the two branch on FPA teoprocessor unit 1) condition instructions that can be
used to test the result of the FPA compare instructions. The term delay slot, described in the table,
refers to the instruction immediately following the
branch instruction.

Table 6. Relational Mnemonic Definitions

Mnemosic	Definition	Maemonts	Definition
	Falsa	1	True
UN	Unerdered ,	OR	Ordered
EQ	Egusl	NED	Not Equal
UED	Unardered or Equal	OLG	Ordered or Less Than or Greater Than
CLT	Ordered Less Than	UGE	Unordered or Greater Than or Equal
ULT	Unordered or Lass Than	OGE	Ordered Greater Than
OLE	Ordered Less Than or Equal	UGT	Unordered or Greater Than
ULE	Unordered or Less Than or Equal	OGT	Ordered Greater Than .
SF	Signaling False	ST	Signaling True
NGLE	Not Greater Than or Less Than or Egent	ELE	Greater Than, or Less Than or Equal
·· SE0	Signaling Equal	SHE	Signeling Hot Egilt
NGL.	Hot Greater Than or Less Than	EL	Greater Than or Less Than
LT.	Less Than i	NLT	Not Less Than
NGI.	Not Greater Than or Equal	GE	Greater Then or Equal
LE	Less Than or Equal	NLE	Not Less Then or Equat
NGT	Not Greater Than	61	Greater Than



Instruction Set Summary (Continued)

Table 7. Floating-Point Relational Operators

	Predicates ·			Ret	ations		invehil Operation
_Condition	Ad Hot	FORTRAN	Greater Then	Loss Than	Equal	Vaordered	Exception if Unnidered
1	laise .		ī	- #	F	F	<b>00</b>
ווא	1.2	i	F	F	F	7 1	60
£Q		10.	F	F	1	, F \	80
UED	7-	.UE.	F	F	1 1	1 1	80
OLT	אסזנז> -)	JOY. JUG.	F	Ţ	[ F ]	F I	88
ULT	1<	Tr.	F	Ţ	1 1 1	!	20
OLE	MOT(7 >)	.DU70M.	<u> </u>	1 !	1 ! !		M
ULE	1<	.ULE.		<u> </u>			
OGT	HOT(7 < -)	.NOTULE	ī	l f	[ F		00
LIGT	1>	.UGT.	1		[ E	l <u>I</u> i	no no
OGE	KOT(7<1 :	NOT. UL.	[ [	f	ĮŢ,		80
UGE	7>-	.UGE.	<u> </u>	1 1	l I	1 1	no
OLG	KOT(7-)		1	1 1	1 .	1	:00
NEO	MOT(-)	.NE.	[ ]	( <u>I</u>	( !	I I	no
CR	מזדסא	1	1 I	l !	l !	!!	nt
- 1	Urus		1	1 1		1	no
SF	I		F	Į F	1	F	462
NGLE	NOT(<->)	.NOT. LEG.	F	1 .	1 [	Ţ	yes .
510	1		F	1 !	1 !	} !	TES
NGL	(< > ) TON	NOT. LG.	[ ]	\ <u>!</u>	1 !	/ !	705
U	<b>S</b>	tī.	Į į	1 1	1 !		Ye:
NGE	H01(>-)	NOT. GE	! !	1 !	1 7	1 !	AGE
U.	NOT(>)	.LE. .NOTGT.	;	1 ;	ł	!	Asz
NGT				<del></del>		<del></del>	yes ·
ET.	>	.GT.	1	F		1	Ass
NLE	NOT(<-1	NOT. JE.	l I	l !	1 !	I !	Asz
GE	>-	_GE_	l I	1	1 !	1 !	Yes
NIT	(>)TOK	NOT. 11.	1 1	1 !	1 !	l I	463
GL	<>	] 1G.	1 1	I	F	J E	YES
SHE	1	1	l I	l I	Į E.	Ţ	785
GLE	<.>	.LEG.	ĮŢ	1 1	1	F	452
ST	1	ł	1 7	_ T	1	JT	TES

Table 8. Brench on FPA Condition Instructions

instruction	Format and Description
Branch on FPA True	BCIT
•	Compute a branch target address by adding address of instruction in the datay that and the 16-bit affact thillted left two bits and sign-extended to 32 bits!. Branch to the target address (with a datay of one instruction if the PFAE CPCand signal is true.
Branch on FPA false	BCIF:
•	Compute a branch target address by adding address of instruction in the detay stot and the 16-bit of last tabilite first two bits and sign-extended to 32 bits). Branch to the target address twith a detay of one instruction if the FPAR opCond signals is table.



Instruction Execution

Unlike the LR2000 which executes nearly all its instructions in a single cycle, the time to execute an FPA instruction ranges from 1 cycle to 19 cycles. Figure 8 illustrates the number of cycles required to execute each of the FPA instructions. The cycles of an instruction's execution time that are darkly shaded require exclusive access to an FPA resource that precludes concurrent use by another

instruction. With the exception of loads and stores, other FPA instructions cannot be overlapped during these cycles. Those instruction cycles that are lightly shaded place minimal demands on FPA resources and may be overlapped livith some exceptions; to obtain simultaneous execution without stalling the pipeline.




Figure 9. FPA Instruction Execution Times

17



Overlapping FPA Instructions

Figure 10 illustrates the overlapping of several FPA (and non-FPA) instructions. In this example, the first instruction requires | 12 total cycles for execution but only the first cycle and the last three cycles inhibit simultaneous execution of other instructions. Similarly, the second instruction (MULS) has two cycles in the middle of its total of four required cycles that can be used to advance the execution of the third and fourth instructions.

Although processing of a single instruction consists of six pipe stages, the FPA does not require that the instruction actually be completed in six cycles to avoid stalling the pipefine. If a subsequent instruction does not require the resources being used by a preceding instruction and has no data dependencies on uncompleted instructions, then execution continues.




Figure 10. Overlapping FPA Instructions

Floating-Point Exceptions

Ü

Floating-point exceptions occur when the FPA cannot handle the results of a floating-point operation in a normal way. The FPA responds by either generating an interrupt or setting a status flag. The control status register previously described contains a trap enable bit for each exception type that determines whether an exception will cause the FPA to initiate a trap or set a status flag. If a trap is taken, the FPA remains in the state found at the beginning of the operation and a software handling routine is executed. If no trap is taken, an appropriate value is written into the FPA destination register and execution continues.

The FPA supports the five IEEE exceptions — inexact (II), overflow (IO), underflow (II), divide by zero (Z), and invaid (V) — with exception bits, trap enables and sticky bits! The LR2010 FPA adds a sixth exception type, unimplemented operation (E), to be used in those cases where a software implementation must be employed to conform to the MIPS floating-point sirchitecture. The unimplemented operation exception has no reap enable or sticky bit. Whenever, this exception occurs, an unimplemented exception trap is taken 61 the FP interrupt input to the LR2000 is enabled). Figure 11 shows the control/status register associated with the five IEEE exceptions (V,Z,O,I,U). When an exception occurs, the corresponding exception and sucky, bits are set. If the corresponding trap enable bit is set, the FPA generates an interrupt to the LR2000 processor and subsequent exception processing allows a trap to be taken.




Figure 11. Control/Status Register Exception/ Sticky/Trap Enable Bits



Floating-Point Exceptions (Continued) Exception Irap Processing
When a floating-point exception trap is taken, the
LRZOODs cause register indicates that an external
interrupt is the cause of the exception and the
LRZOODS EFC terception program counter; contains the address of the instruction that caused the
exception trap.

For each IEEE Standard exception, a sticky-bit status flag is provided that is set on the occurrence of the corresponding condition with no corresponding exception trap signaled. The sticky bits may be reset by writing a new value into the controlf status register and may be saved and restored by software.

When no exception trap is signaled, a default action is taken by the FPA which provides a substitute

value for the original exceptional result of the floating-point operation. The default action depends on the type of exception and, in the case of overflow, the current rounding mode. Table 10 lists the default action taken by the FPA for each of the IEEE exceptions.

The FPA internally detects eight different conditions that can cause exceptions. When the FPA encounters one of these situations it will cause either an IEEE exception or an unimplemented operation (E) exception. Table 9 lists the exception-causing situations.

The following sections describe the conditions that cause the FPA to generate each of its six exceptions and details the FPAs response to each of these situations.

Table 9. FI'A Exception Situations

FPA Internal Result	· IEEE Standard	Trap Enabled	Trap Disebled	Note
Inexact Pessit	. 1	ı.	1.	Loss of accuracy
Exponent Overflow	01-	01	l Di	Normalized exponent > EMax
Divide by Zero	1 2	7	1 7	Zero is (exponent - EMin - 1, mantisse - 0)
Overtion as Convert	. ٧	\ V	į E	Source out of integer range
Signaling NeN Source	٧	1 · v	1	Quiet NaN source produces quiet NaN result
Invalid Operation		V	l E	0/0 etc.
Exponent Underflow	: บ	l E	E	Normalized exponent < EMin
Denormalized Source	None	E	[ E	Exponent - EMin - 1 and mantissa < > 0

\*Standard specifies inexact exception on overflow only it overflow trap is disabled.

Table 10. FPA Exception Delsuit Actions

	Exception	Rounding Made	Delault Action (No Exception Trap Signaled)
٧	Invalid Operation	-	Supply a quiet Hall.
7	Division by Zero	-	Supply a properly signed on.
0	O Overflow	RN.	Modily averflow values to co with the sign of the intermediate result.
	RZ	Modily overflow values to the formal's largest finite number with the sign of the intermediate result.	
		RP	Modify negative overflows to the former's most negative finite number. Modify positive overflows to + co.
		RM.	Modify positive overflows to the format's largest finite number. Modify sepative overflows to — co.
U	Underflow	1 -	Generate an unimplemented exception.
T	Inexact	1 -	Supply a rounded result.

فون



Floating-Point Exceptions (Continued)

Inexact Exception (I)

The FPA generates this exception if the rounded result of an operation is not exact or if it overflows.

The FPA usually examines the operands of floating-point operations before execution actually begins to determine (based on the exponent values of the operands) if the operation can possibly cause an exception. If there is a possibility of an instruc-tion causing an exception trap, then the FPA uses the coprocessor stall mechanism previously described. It is impossible, however, for the FPA to predetermine if an instruction will produce an inexact result. Therefore, if inexact exception traps are enabled, the FPA uses the coprocessor stall mechanism to execute all floating-point operations that require more than one cycle. Since this mode of execution can impact performance, inexact ex-ception traps should be enabled only when necessary. necessary.

Trap Enabled Results: If inexact exception traps are enabled, the result register is not modified and the source registers are preserved.

Trap Disabled Results: The rounded or overflowed result is delivered to the destination register if no other software trap occurs.

Underflow Exception (U)

The FI'A never generates on underflow exception and never sets the U bit in either the exceptions field or sticky field of the control status register. If the FPA detects a condition that could be either an underflow or a loss of accuracy, it generales an unimplemented exception.

Overflow Exception (0)

The overflow exception is signaled when what would have been the magnitude of the rounded floating-point result, were the exponent range un-bounded, is larger than the destination format's largest finite number. (This exception also sets the inexact exception and sticky bits.)

Trap Enabled Results: The result register is not modified, and the source registers are preserved.

Trap Disabled Results: The result, when no trap occurs, is determined by the rounding mode and the sign of the intermediate result (as listed in Division-by-Zero Exception (Z) The division-by-zero exception is signaled on a divide operation if the divisor is zero and the dividend is a finite non-zero number.

Trap Enabled Results: The result register is not modified, and the source registers are preserved.

Trap Disabled Results: The result, when no trap occurs, is a correctly signed infinity.

Invalid Operation Exception (V)
The invalid operation exception is signated if one or
both of the operands are invalid for an implemented operation. The invalid operations are:

- 1. Addition or subtraction: magnitude subtraction
- of infinities, such as:  $(+\infty) (+\infty)$ Mutiplication:  $0 = \infty$ , with any signs Division: 0 + 0, or  $\infty + \infty$ , with any signs
- Conversion of a floating-point number to a fixed-point format when an overflow, or operand value of infinity or NaN, precludes a faithful representation in that format
- 5. Comparison of predicates involving < or > without 7, when the operands are "unordered"
- 6. Any arithmetic operation on a signaling NaN.
  Note that a move (MOV) operation is not considered to be an arithmetic operation, but that ABS and NEG are considered to be arithmetic operations and will cause this exception if one or both operands is a signaling NaN.

Software may simulate this exception for other operations that are invalid for the given source op-erands. Examples of these operations include IEEE-specified functions implemented in software, such as remainder: x REM y, where y is zero or x is infinite; conversion of a floating-point number to a decimal format whose value causes an overflow or is infinity or NaN; and transcendental functions, such as in (-5) or cos"(3).

Trap Enabled Results: The original operand values are undisturbed.

Trap Disabled Results: The FPA always signals an unimplemented exception because it does not create the NaN that the IEEE Standard specifies should be returned under these circumstances.



Floating-Point Exceptions (Continued) Unimplemented Operation Exception (E)
The FPA generates this exception when it attempts to execute an instruction with an OpCode (bits 31-28) or format code (bits 24-21) which has been reserved for future use.

This exception is not maskable: the trap is always enabled. When an unimplemented operation is signaled, an interrupt is sent to the LR2000 processor so that the operation can be emulated in software. When the operation is emulated in software, any of the IEEE exceptions may arise; these exceptions must, in turn, be simulated.

This exception is also generated when any of the following exceptions are detected by the FPA:

- Extended and quad precision
- Square root
- Denormalized operand
   Not-a-number (NaN) operand
- s invalid operation with trap disabled
- a Denomalited result
- m Underflow

Trap Enabled Results: The original operand values are undisturbed.

Trap Disabled Results: This trap cannot be disabled.

Saving and Restoring

Thirty-two coprocessor load or store instructions will save or restore the FPAs floating-point register state in memory. The contents of the control/status register can be saved using the "move to/from co-processor control register" instructions (CTC1) CFC1). Normally, the control/status register contents are saved first and restored last.

If the controllstatus register is read when the coprocessor is executing one or more floating-point instructions, the instructions in progress (in the pipeline) are completed before the contents of the register are moved to the main processor. If an exception occurs during one of the in-progress instructions, that exception is written into the controllstatus register exceptions field. Note that the exceptions field of the control/status register holds the results of only one instruction: the FPA exemines source operands before en operation is initiated to determine if the instruction can possibly cause an exception. If an exception is possible, the FPA executes the instruction in "stall" mode to ensure that no more than one instruction at a time is executed that might cause an exception.

All of the bits in the exceptions field can be cleared by writing a zero value to this field. This permits restarting of normal processing after the controll status register state is restored.



# Pin Descriptions

(Note: as asterisk " indicates an Active-LOWsignal)

Data (31:0) (I/O) A multiplexed 32-bit bus used for instruction and data transfers on phase 1 and phase 2, respectively.

(O) A 4-hit bus containing even parity over the data bus. Parity is generated by the FPC on stores.

(I) Input to the FPC which indicates whether the processor-coprocessor system is in the run or stall

# Exception\*

(1) INput to the FPC which indicates exception related status information.

# FpBusy'

(O) Signal to the CPU indicating a request for a coprocessor busy stall.

(O) Signal to the CPU indicating the result of the last comparison operation.

FpInt\*
(I) Signal to the CPU indicating that a floating-point exception has occurred for the current FPC instruction.

Reset"

(1) Synthronous initialization input used to distinguish the processor-FPC synchronization period from the execution period. Reset "must be synchronized by the leading edge of SysOut from the CPU.

# PLLOn'

(I) Input which during the reset period determines whether the phase lock mechanism is enabled and during the execution period determines the output timing model.

# FpPresent\*

(O) Output which is pulled to ground through an impedance of approximately 0.5K  $\Omega$ . By providing an external pullup on this line, an indication of the presence or absence of the FPC can be obtained.

CIk2×Sys (I) A double-frequency clock input used for generating FpSysOut\*.

Clk2×Smp (I) A double frequency clock input used to determine the sample point for data coming into the FPC.

(I) A double-frequency clock input used to determine the disable point for the data drivers.

(I) A double-frequency clock input used to determine the position of the internal phases; phase 1 and phase 2.

FpSysOut\*
(D) Synchronization clock from the FPC.

FpSysin\*
(I) Input used to receive the synchronization clock from the FPC.

(I) Input used to receive the synchronization clock from the CPU.



Pin Assignments

Table 11. FPC Pinout 84-Pin Quad J-Lead CerPak

Pin	! Pin	Pin	Pin
Name	Number	Rime	Number
Date(II)	. 33	FpSyoc*	23 22 28 66
Oste(1)	34	Reget	22
Oate(Z)	' 35	PDO <sub>0</sub> "	28
Data (21)	35	Rum*	66
Oatn(4)	39	Exception*	67
Detn(5)	1 40	Fpint*	68
Dati(6)	41	FpBesy	69
Date(7)	42	FpCond	70
Data(S)	44	veco !	,
Dat (S)	45	VCC1	15
Dat #(10)	-46	l vcc2	- 24
Datull	47	VCCI	26
Date(12)	50	VCC4	29
Date(13)	51	VCCS	31
Date(14)	52	VCC6	38
Oats(15)	53	VCC7	49
Date[16]	76	VCCS	55 57
Data(17)	i	VCC9	57
Oste(18)	78	VCC10	61
Data(19)	79	YCCII	63 (
Date(20)	l 62	VCC12	77
Qata(21)	63	vccis 1	75
Data(2.2)	l ü	VCC14	81
Data(23)	1 5	Gnd0	6
Data(24)	l i	Gnd1	iB l
Deta(25)	1 1	Gnd7	25
Data(25)		Gnd3	ii ii
Data(27)	i	Gnd4	30
Data(28)	) š	Gras	32 30
Data(29)	10	Gods	, ji
Dera(30)	l ii	Gnd7	. 48
Date[31]	1 14	Gnd8	54
OstaP(D)	13	6nd9	) 22 )
CataP(1)	1 7	Gnd10	56 60
DataP(Z)	1 2	Gedii	62
DataPG)	l ú	Gnd12	71
Ch2:Sys	19	Gnd13	74
Enzismo ·	- 20	Grafi4	100 June 80 10 100 100 100 100 100 100 100 100 1
CD 2:R6	12	ResydD	58
Ch 2 i Phi	i ii ·	Residi	🛍
Fpliyato	Į iš	Resvd2	64 65
FpliysOut*	l iš	FpPresent*	59

Note: An asterisk \* indicates an Active-LOW signal

# Operating Parameters

# Absolute Naximum Ratings'

Parameter	Description :	Min	Max	Units
MIN TST TA	Supply Veltage Input Voltage Storage Temperature Uperating Temperature Load Capacitance un Any Pin		•7.0 •7.0 •150 •70 100	v

- Note::

  1. Operation keyond the limits sat forth in this table may impain the useful bla of the device.

  2. Van Min. - 1.0 V for putse width less than 15 ns.

  3. Not more than one corput should be shorted at a time.

  Ourstion of the short should not steed 30 seconds.

# Operating Range

Renge	Ambient Temperature	YCC	
Commercial	0°C to 70°C	5V = 5%	

Linzuru Floating-Point Accelorator Preliminary



# OC Characteristics

Paremeter		Test Conditions	12.5 MH:		16.67 MHz		
	Description		Mia	Max	Min	Mes	Units
AOK	. Output High Yollage	VCC = Hin. IOH = - 4 mil	3.5		3.5		¥
AOF	. Output Lew Yoftags	VCC - Min. IOL - 4 mA		0.4		0.4	Y
AIH	toput High Valtage		5.0	VCC - 0.5	2.0 -0.5'	VCC + 0.5	Ä
VII.	Input Low Vehage	<u> </u>	-0.5	0.8		0.8	
ZHIV	Input High Voltage		- 2.5'	VCC - 0.5	3.0	VCC + 0.5	- V
VILS	Input Low Voltage	i :	- D.S'	0.4	-0.5'	0.4	٧
VIHC	Input Vigh Vohage		4.0'	VCE+05	4.03	VCC - 0.5	V
VILC	Legat Low Voltage		-0.5'	0.4	-0.5'	0.4	V
Cln .	Input Capacitance		10		10		OF
COvi	Output Capacitance		10		10		P.F
ICC	Operating Current			500		550	rp.A

- Note::


  1. VIL Min. -- 3.0 V for putze width less than 15 ns.

  2. VHLS and VILS apply to Ch2x5yx. Ch2x5mp, Ch2xRd. Ch2xPm.

  3. VHC and VILC apply to Run." and Exception."

Packaging

84-Pin Quad Type "J" Package





Sales Offices and Design Resource Centers

LEI Logic Corporation Mandguarters Millphres (LA 408.433.8000

Artzena 602,951,4560

California San Jose 408.248,5100

treim a 714.553.5600

Sherovan Oaks 618,906,0333

Cotored:: 303.758 8800

Florida Altanome Springs 407.339.2242

Boco Raton a 407.295.5200

Goorgia 404,448,4898

120eis • 312,773.0111

Maryland a 201.597.5800

Massac sursotts 617.69C.0160 (Design Ctr) 617.69C.0161 (Sales Oft)

Michiges 313.930.5975

Minnesets • 612.921.8300

New Jersey .m 201,549,4500 New York 914,225,1820

> North Carellas 919.872.8400 Dhio 514,438,2644

Dregee 503.644.6697

Pennsylvania 215.638,3010 Texas · Aurtin 512,338,2140

Dellet a 214,788,2956

Washington m 208.822.4384

Austria LSI Legic/Steiner e 43.272.827474.0

LSI Logic Corporation of Consda, Inc.
He adquerters
Calqury

401.262.9292

Edmenton a 403.450.4400

Ottowe • B13.582.1283 Montreal • 514.694.7417

Terente n 416.572.0403

Vancouver a 504.432.5705

france LSI Legis S.A. e 33.1.46212525

Israel USI Logic Limited a 972,3-5403741

hely LSI Logic SPA • 39.39.651575

Jepun LSI Logic K. K. Tokye = 01.2559.2711

01314 • 81,8,947,5281

LS1 Logic Corpore of Korsa Limited a 82.2.785.1593

1 saksabı-Shi = 81,298,52,8371

Netherlands LSI LegiciArcetel a 31.4120.30335

Scottacd LSI Logic Limited 44.505.416767

Swodes LSI Legic Limbud 65.8,703,4580

Switzerland LST Legic/Sulter a. 41.372.515441

United Kingdom LSI Logic Limited 44,344,425544

West Germany LSI Legic GmbH Headquarters Munich • 49.89.976903.0

Describer? • 49.211.5361066

Stortgart • 49,711,2267151 LSI Logic/EKB Berlin • 49.30.311008.0

LSI Legic/Partires hernhagen • 49.511.6104.0

LSI Legiz/TEP Elektring enicart schait lusteck

49.451,893941

MR0105738

13) Layer Corpor into respores the right to make changes to any products and periods layers at any time militard metal. 13) Layer does not statistic any it sunshifts in a highly nividing not of the replication in out of any product in service that the layer control to the statistic and its statistic form of the service of the statistic form of the service of the statistic form of the service of the service of the statistic form of the service of the se




# HIGH-SPEED CMOS DATA BOOK

MR0105691

linegrated
Device
Technology
High Performance CMUS

DATA BOOK

Ex. 80+



Sal Integra.... Device Technology

HELL BURNER CMOS

Integrated Device Technolog  $\frac{1}{10001774118}$  for (000) 774-118

9 95

Session of the Commence of the Section of the Secti E?PROMIS-Electrically Erasobio Programmable Acad Only Memories Reduced Instruction Set Computer (RISC) Processors Application and Technical Hoters Digital Survey Company of the Package Singram Outlines Subsystems Madules Logic Device : Bit-Shee the Dual-Fierr 6 14. FIFO MAY ... ا کرد : در ا Static P.A. Tech": Prcois ·\*## . Sierau ff. : ; (28.1) ii rii


MR0105694


HEDUCED INSTRUCTION SET COMPUTER (RISC) PROCESSORS


In treatment upper and country demand or account or accoun

臺\_






















863 FH PG 0942









Fx 810

MIPS R2000 Processor Interface

78-00005 (C)

QED 00001 CONFIDENTIAL

mips

# MIPS R2000 Processor Interface

78-00005 (C)

QED 00002 CONFIDENTIAL

# MIPS R2000 Processor Interface

MIPS Computer Systems, Inc. 930 Arques Avenue Sunnyvale, CA 94086 (408) 720-1700

# MIPS CONFIDENTIAL

This document contains information that is proprietary to MIPS Computer Systems inc. and is authorized only to employees of MIPS Computers Systems Inc. and those persons specifically designated by MIPS Computer Systems.

MIPS Computer Systems reserves the right to change any products described herein to improve function or design. MIPS does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under patent rights not imply the rights of others.

Copyright 1985, 1986 by MIPS Computer Systems, Inc. No part of this document may be copied by any means without written permission from MIPS Computer Systems Inc.

Tom Riordan

June 30, 1987

QED 00003 CONFIDENTIAL

### Table of Contents

1 Introduction	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		••••••••	2.	-	
2 Operation Fundamentals		, , , , , , , , , , , , , , , , , , ,	************	2	• .	
2.1 Run Cycle Operation				2		
2.2 Stall Cycle Operation				2		
2.3 Processor Pipeline				2		
-				_		
3 Cache Interface				S		
3.1 Cache Format				5		
3.2 Cache Operation			·····	5		
3.3 Cache Timing				.7		
4 Main Memory Interface	·	•	•	. 11		
4.1 Main Memory Reads				11		
4.1 Mun Memory Reads			~···			
4.2 Read Timing	*****************			15	•	
4.3 Main Memory Writes				18		
4.4 Write Timing				18		
4.5 Bus Error				21		
5 Coprocessor Interface				23		
Coprocessor interface						
5.1 Coprocessor Operation Fundamentals				23		
5.2 Coprocessor Instructions				23		
5.2.1 Coprocessor Loads/Stores				25		
5.2.2 Coprocessor Operations				25		
5.2.2.1 Coprocessor Conditions				25	•	
5.2.3 Coprocessor - Processor-Transfers						#23:- <del></del>
5.3 Coprocessor Stalls				25		
5.3.1 Coprocessor Busy Retry				29		
5.4 Coprocessor Exceptions	*****************		w·····	31		
5.5 Processor-Coprocessor Synchronization				31		
6 Internal Stalls		•				
o Internal State		<del></del>		32		
7 Multiple Stalls		an postare so sono pas 66 f a m. 1 a son son s		33		
•	•					
8 Retry	····		•••••	35	•	
9 Interrupts				. 37		
		* .	·	3,		
10 Reset				38		
11 Advanced Features				41		,
11.1 Cache Swapping				41	4	₹
11.2 Cache Isolation				41	ğ	ž
				42	8	8
11.3 Mode selectable features		00 p		44	္မမ္း	Ž
					QED 00004	පු :
June 30. 1987.	,,		Table of Con			_
14me 20 1391.	- II -		Table of Cor	i WE U		

# MIPS R2000 Processor Interface

11.3.1 Phase 2 Modes	46
11.3.1.1 Byte Order Control	42
11.3.1.2 Output Disable	42
11.3.1.3 Cacheless Operation	42
11.3.1.4 Data/Tag Drive Control	42
11.3.15 Phase Lock	42
11 3 1 6 Output Timing Select	43
11.3.2 Phase 1 Modes	43
11 2 3 1 Phase 1 Mode Activate	43
11.4 Mode Select Summary	43
12 Signal Summary	45
13 Pinout	47
14 Timing Parameters	49 49
14.1 DC Characteristics	
14.1.1 Maximum Ratings	49
14.1.2 Operating Range	49
14.1.3 Operating Parameters	49
14.2 AC Characteristics	50
14.2.1 Clock Parameters	50
14.2.2 Run Operation Parameters	50
14.2.3 Stall Operation Parameters	51
14.2.4 Capacitive Load Deration	51
15 Ceche Design	52
15 1 Cache Design Overview	55 25 <sub> 1</sub>
15.1 Cache Design Overview 15.1.1 Operation Constraints	58
15.1.1.1 (gap constraints	58
15.1.1.2 fg/ constraints	63
15.1.1.3 (gm-gg constraints	64
15.1.1.4 (gapage constraints	65
15.1.1.5 ICR constraints	68
15.1.1.6 (Dawger constraints	69
15.1.2 Contention Constraints	72
15.1.2.1 (gy-24 constraints	72
15.1.2.2 ( <sub>57</sub> constraints	73
15.1.3 System Design Constraints	75
15.1.4 Summary	78
15.1.4.1 Operation Constraints	78
15.1.4.2 Contention Constraints	79
15.1.4.3 Delay Settings	80
15.1.4.4 System Constraints	81
	01

QED 00005 CONFIDENTIAL

June 30, 1987

- iii -

Table of Contents

MIPS R2000 Processor Interface

This version of the 1:2000 Processor Interface corresponds to processor revisions 5.0 and above.

The difference between revision 50 and previous processor revisions are as follows:

- (1) The association of the processor's cache control outputs to the input clocks has changed to allow the design of faster systems. These differences are reflected throughout the document and are summarized in the table in Section 3. Cache Timing. An additional mode bit has been added to choose between the new clock bindings and the old clock bindings. How to select the desired mode is explained in the section Advanced Features.
- (2) The quarter cicle maximum difference between the earliest and latest input clocks has been changed to a half cycle. This change also permits faster designs.
- (3) A new maps clock, CpSync\*, has been added to provide a matched-loading synchronization input to coprocessors. This clock permits minimal offset in the phase lock circuitry.
- (4) Additional information is provided to the coprocessors on the Exception<sup>a</sup> output. The coprocessors are now notified of the occurrence of the fixup cycle so that there is no sensitivity to the electrical characteristics of the data bus during stalls.
- (5) The mode inputs allowing seperate selection of the absence or presence of the instruction and data caches his been consolidated into a single mode selecting absence or presence of both.
- (6) A mode input has been added which determines whether the data and tag buses are driven during coprocessor bury and write bury stalls. For designs that do not use the buses during these stalls, enabling the bus drive prevents the buses from floating for extended periods of time. This consideration can be important where high speed ITL logic inputs are attached to the bus as these inputs tend to oscillate if they float near the ITL logic trip point. While this revision of the processor is intensitive to these oscillations it could be an overall system design problem if buses are allowed to oscillate.

June 30, 1987

QED 00006 CONFIDENTIAL

MIPS R2000 Processor Interface

#### 1. Introduction

The R2000 processor supports interfaces to cache, main memory, and coprocessors. This document describes the connectivity and operation of each of these interfaces. Figure 1 illustrates a system which uses all three interfaces.

#### 2. Operation Fundamentals

A cycle is the basic instruction processing unit of the R2000 processor. Cycles in which forward progress is made, that is, an instruction is retired, are called man cycles. An instruction is retired either by its completion or, in the presence of exceptions, its abortion. Cycles in which no forward progress is made are called mall cycles. Stall cycles are used for resolving exigencies such as eache misses on loads, write system busy during stores, and coprocessor interlocks. All cycles can be classified as either run cycles or stall cycles. Processor transactions which occur during the first half of a cycle are called phase 1 transactions while those which occur during the are called phase 2 transactions.

#### 2.1. Run Cycle Operation

Run cycles are characterized by the unconditional transfer of an instruction into the processor during phasel and the possible transfer of data either into or out of the processor during phase2. Whether or not a data transfer occurs, each run cycle is thought of as having an instruction-data, or ID, pair associated with it. The processor indicates that it is in the run state by assertion of the output signal Runs.

#### 2.2. Stall Cycle Operation

Stall cycles are characterized by the processor maintaining a state consistent with resolving the stall while waiting for the stall condition to terminate. During the final cycle of a stall, that is, the cycle before recentering a run cycle, the ID pair which appeared or abould have appeared during the last run cycle is placed on the data bus by the processor. This last stall cycle is used to restart the processor and coprocessor pipelines and in general to fixup the conditions which caused the stall. It is called the fixup cycle.

#### 2.3. Processor Pipeline

The R2000 processor has a five stage pipeline and in general is simultaneously executing one pipeline stage for each of five instructions. The five pipeline stages are: instruction fetch, register fetch, ALU, memory access, and writeback. The pipeline stages are abbreviated as I. R. A. M. and W. The pipeline is illustrated in figure 2.

- 2 -

June 30, 1987

QED 00007 CONFIDENTIAL




Figure 1: R2000 System Block Diagram

MIPS R2000 Processor Interface MIPS Confidential clock 1 2 1 1 2 1 1 2 1 1 2 1 2 1 2 1 phase-W Instr 1: М R A W Instr 2: ı R A М Instr 3: 1 R M W A M Instr 4: R A

Figure 2: Processor Pipeline

For any particular instruction, the instruction itself is present on the data bus during phase 1 of the register fetch pipestage and the data transaction, if any, occurs during phase 2 of the memory access pipestage. The bus transactions relative to the processor pipeline are illustrated in figure 3.





Figure 3: Bus transactions relative to pipeline

The bus transactions when the pipeline is full appear as follows:



QED 00009 CONFIDENTIAL

June 30, 1987

y part The Control of the Control of

- 4 -

Operation Fundamentals

MIPS R2000 Processor Interface

#### 3. Cache Interface

The R2000 supports a split instruction-data cache; that is, it maintains separate caches for instructions and data. Each cache is direct mapped and each can range in size from 4K bytes to 64K bytes. The system in figure 1 showed a configuration with maximum size instruction and data eaches.

#### 3.1. Cache Format

Both the instruction and data caches have a line-size of one where each line contains 32 bits of data and 21 bits of tag. The tag consists of a single validity bit and a 20-bit page frame number. Additionally, each line contains 4 bits of parity for the data and 3 bits of parity for the tag. The format of a cache line is shown below.

5957 56 55		36 25 22 21		0
TagPV	PFN	DataP	Data	
3 1	20	1 4	n	

where:

Data is the cache data

DataP is parity over the Data field PFN is the Page Frame Number

V is the valid bit!

TagP is parity over the V and PFN fields

DataP(0) contains parity over Data(7:0), DataP(1) contains parity over Data(15:8), DataP(2) contains parity over Data(23:16), and DataP(3) contains parity over Data(31:24). Parity over the data plus the parity bit is even.

# 3.2. Cache Organion

The caches are addressed by the 16-bit address bus, AdrLo(15:0). Since AdrLo presents byte addresses and the caches are organized as words, its least significant two bits are not used. The most significant four bits of AdrLo are identical to the least significant four bits of the Tag but are output with AdrLo timing. This overlap allows cache size to vary with implementation. The table below summarizes the use of AdrLo for all possible cache sizes.

العار المدار بإشارة والمؤتل الما

cache size	cache size (words)	ماته
4 kb 8 kb	1024 2048	11:2
16 kb	4096	132
32 kb	8192 16384	14:2

During each run cycle it is possible for both an instruction and data cache reference to occur with the references offset from one another by a phase. Instruction references begin their reference during phase2 and transfer data during the following phase1 while data references begin during phase1 and transfer data during phase2. Figure 4 illustrates the operation of the cache interface for an executo-load-store-load sequence. For instructions, data is always transferred from the cache to the processor, while for data, the direction of transfer depends on whether the operation is a load or a store. In addition to the processor signals, the figure shows the local instruction and data cache address buses. IAdr and DAdr, respectively. These buses are latched versions of the processor address bus which are created using transparent latches controlled by IClk\* and DClk\*.

June 30, 1987

5 -

Operation Fundamentals

QED 00010

MIPS R2000 Processor Interface

During run cycles the access type bus. AccTyp(2:0), indicates whether or not a phase 2 transaction is scheduled for that cycle and the size of the datum being transferred. AccTyp(1:0) encodes the size of the transaction. The encoding is illustrated in the section describing main memory reads. AccTyp(2) indicates that no data transaction is occurring during the current cycle.

QED 00011 CONFIDENTIAL

June 30, 1987

- 6 -

Cache Interface




Figure 4: Cache Operation

### 3.3. Cache Timing

The processor has four separate double frequency input clocks. The differences between these clocks are used to position the cache control signals for optimal performance under a wide variety of conditions. Note that the absolute timing of these clocks with respect to the processor outputs is undefined; only the differences are important. The four clocks and their use are described below.

(1) Clk2xSys: Clk2xSys is the master clock and must lead all the others. Clk2xSys determines the position of SysOut\* with respect to the data, tag, and address buses. It is positioned so

QED 000

Jane 30, 1987

-7-

Cache interface

that 1) the data, tag, and address buses maintain the desired setup and hold time with respect to a buffered version of SysOut\* and 2) inputs which are clocked by a buffered SysOut\* meet the processors setup and hold requirements. Clk2xSys also terminates IRd and DRd to prevent cache read to cache read bus contention.

- (2) Clk2rSmp: This clock determines the sample point for data coming into the processor on all processor inputs except for those coming directly from coprocessors. It is positioned so that the data is available for latching by the internal phase clocks.
- (3) Clk2xRd: Clk2xRd 1) controls the output enable for the cache RAMs. 2) disables the drive of the data and tag buses, and 3) determines the assertion edge of the address latch clocks. IClk\* and DClk\*. It is positioned to maximize output enable time and to provide sufficient address access to sample, address hold from end of write, and date hold from end of write.
- (4) Clk2xPhi: Clk2xPhi determines the position of the internal phases, phasel and phase2. The data, tag, and address buses are driven with respect to Clk2xPhi.

The table below summarizes the 2xClock dependency of the processors timing controlled outputs. Outputs are referenced only to rising edges of the 2xClocks. The assertion dependency is indicated by I and the deassertion dependency is indicated by I.

	Clk2xSys	Clk2xSmp	Clk2zRd	Clk2±Phi
ICik DCik	:		1	1
IRd DRd	1 11		1 1	1.
TWLDWI		1 11	]	1
SysOut*	t itt	(	1	1
Data, Tag		Į.	1	1 1
Address	'		]	11.
All Others	1 :	1	1	11

In the timing diagrams which follow, timing specifications are given relative to a shifted version of the processor output clock SysOut. The shift amount is equal to the Clk2xSys to Clk2xPhi delta as established by the input 2x clocks. As shown in figure 5, the Clk2xSys to Clk2xPhi delay is defined as TSys.




Figure 5: 2x Input Clocks

The shifted version of SysOut<sup>a</sup> is called PhiOut<sup>a</sup> and even though the processor does not actually produce this output it is shown on the timing diagrams for reasons of clarity.

QED 00013

June 30, 1987

AND DESCRIPTION OF THE

-8-

Cache Interface

MIPS R2000 Processor Interface

SysOut\* is produced rather than PhiOut\* since this provides a signal with timing appropriate for synchronizing system transactions to the processor. Timings are given relative to PhiOut\* since this makes determining the position of the input clocks the most straightforward. Note that the timing of any output with respect to SysOut\* can be determined from its timing with respect to PhiOut\* by adding TSys.

Detailed timing for a store-load sequence is shown in figure 6.

QED 00014 CONFIDENTIAL

Cache Interface

June 30, 1987



### MIPS R2000 Processor Interface




Figure 6: Cache Timing

QED 00015 CONFIDENTIAL

June 30, 1987

- 10 -

Cache Interface

#### 4. Main Memory Interface

The principal supporting mechanism for main memory operations is the processor stall cycle. Main memory stalls occur when loads miss in the cache or when stores are blocked by the write system. The minimum processor stall for both read and write stalls consists of a single stall cycle and a fixup cycle as illustrated in figure 7. There is no maximum length for a stall.




Figure 7: Minimum read/write stall

### 4.1. Main Memory Reads

When a load misses in the cache, a main memory read is initiated. Misses occur when (1) the valid-bit is not son (2) the there are not equal-(3) a party error is detected or (2) the reference is uncoched. Main memory reads are supported by read bury stalls and the MemRd\*. RdBury signal pair. Figures 3 and 9 illustrate the read bury stalls for a data cache miss and an instruction cache miss, respectively. Entry into the stall is indicated by the assertion of MemRd\* and occurs on the cycle following the one in which the reference missed. During the stall, the processor presents the read address on the Tag and AdrLo buses and tristates the Data bus. The processor maintains these conditions until RdBury is deasserted. In order to maintain a read bury stall, the memory system caust assert RdBury and later than phasel of the cycle in which MemRd\* was asserted. To terminate a read bury stall the memory system deasserts RdBury during phasel of the cycle in which it will place valid data on the Data bus. The cycle following that in which RdBury is deasserted is a farup cycle. During this cycle the appropriate cache, either instruction or data, is written with the data returned by main memory. The processor does not require the memory system to provide correct parity for the returned data. Simultaneous with the data, the generated data parity, tag, and tag parity are also written. The cache write does not occur if the stall was due to an uncached reference. The processor resumes run operation on the cycle following the faxup.

During all instruction cache misses and during data cache misses for cached references, the least significant two bits of Access Type always indicate a word reference. For uncached data teferences the access type bits indicate the actual size of the reference as indicated by the table below.

QED 00016 CONFIDENTIAL

June 30, 1987

- 11 -

Cache Interface

MIPS R2000 Processor Interface

AccessType(1:0)	size
. 00	byte
01	balf word
10	tribyte
11	word

The most significant hit of access type indicates whether the stall is for an instruction or a data cache miss.

QED 00017 CONFIDENTIAL

June 30, 1987

- 12 -




Figure 8: Data Cache Miss

QED 00018 CONFIDENTIAL

June 30, 1987

- 13 -

MIPS R2000 Processor Interface

instr	Exe	rute	N	one		None None							No	ne	Execute		
cycle	R	ın	S	tall		<u> </u>	Stall	i	$\perp$	S	ull		Fix	up	Run		
phase	1 1	2 !	1	1	2	1 1 2 1 1 2 1						1 1	2	1	2		
Data:	Badl	D	1	L		M	aini	vien	ory	În			GoodI	D	1	HiZ	
Tag:	BadT	DTag	lTag			Read	1Ad	ires	<b>s</b> (3	1:16	)		GoodT	DTag	ITag	HiZ	
AdrLo:	DAdr	lAdr		ReadAddress(15:0)						DAdr	LAdr	DAdr	IAdr				
AccTyp(	(1:0):					l i											
	DA	cTy					Wor	ď					DA	сТу	DA	сТу	
AccTyp(	(2)				<del></del>		· ·							<u></u>			
MemRd'		<del></del> ,				! :											
RdBusy			<del>-</del>	-		:		_	$\overline{\ }$					1		<u> </u>	
īŵr																	

Figure 9: Instruction Cache Miss

QED 00019 CONFIDENTIAL

June 30, 1987

14 -

MIPS R2000 Processor Interface

### 4.2. Read Timing

Timing for the beginning and end of a read busy stall is illustrated in figures 10a and 10b respectively. Note that in order to maintain maximum execution rate, the processor uses phased of the first stall cycle to accomplish the transition between run and stall operation for the tag and data buses. MemRd® is asserted with respect to phased, however, in order to notify the memory system as quickly as possible of the impending read. The timing for both IWr and DWr is shown during the fixup cycle while in practice only one or the other will occur depending on the type of stall.

QED 00020 CONFIDENTIAL

June 30, 1987

Main Memory Interface

- 15 -





Figure 10a: Read Busy Timing - Beginning of Stall

QED 00021 CONFIDENTIAL

June 30, 1987

phase

- 16 -



- 17 -

June 30, 1987

QED 00022 CONFIDENTIAL

# 43. Main Memory Writes

Main memory writes are accomplished through a write buffer which is presumed to accept writes at eache speeds. The occurence of a write is indicated to the write buffer by the assertion of MemWr. If the write buffer becomes full it can cause a further write attempt to result in a write buff still still strated in figure 11. The write which occurs during the first cycle shown fills the write buffer causing it to assert WrBusy. This assertion must occur before the end of the next cycle. The write which is attempted in the second cycle is not accepted by the write buffer and is redone by the processor during the favu cycle of the stall. The write busy stall is maintained until the write buffer deasserts WrBusy indicating that it is now ready to accept a write. The cycle following its deassertion will be the favup cycle.

instr	Sto	re	I	Store			None			None			L	None			None		
cycle	RA	<u></u>	$\mp$	P.	un	Stall			I	Stall			Stall				Fixup		
phase	1 1	2	1	1	] 2	:	ı	2	1	1	I	2	1	1	2	1	1	2	
Data:	I	D	I	工	D		_		_		Un	use	đ				I	D	
Tag:	Heg	Đ₹e	<u>8</u>	Hog	DTeg						Un	use	d				ITag	DTag	
AdrLo:	DAdr	LAd	. [	DAdr	lAdr		_		Vri	e A d	dre	s(1	5:0)		_		DAdr	lAdr	
AccTyp	(1:0):																		
	DA	сТу	I	DΑ	сТу	DAcTy							DAcTy						
MemWi	For the second s									_									
W1Busy*																			
DW,			7		<del></del>	_				<u> </u>	_		<i>_</i>			_	· ·		

Figure 11: Write Busy Stall

During cycles in which MemWr\* is asserted as well as during write busy stalls. Access Type indicates the size of the transaction as indicated in the table below.

Access Type(1:0)	size
00	byte
01	half word
10.	tribyte
l 11	word

# 4.4. Write Timing

Timing for the beginning and end of a memory write followed by a write busy stall is illustrated in figures 12a and 12b, respectively.

June 30, 1987

- 18 -

Main Memory Interface

QED 00023 CONFIDENTIAL



### MIPS R2000 Processor Interface




Figure 12a: Write Busy Stall - Memory Write and Beginning of Stall

QED 00024 CONFIDENTIAL

June 30, 1987

- 19 -




Figure 12b: Write Busy Stall - End of Stall

QED 00025 CONFIDENTIAL

June 30, 1987

phase [

- 20 -

#### 45. Bus Error

The occurence of a extraordinary failure during either a rend bury or write busy stall is signalled to the processor by BusError. BusError can be asserted either before or concurrent with the deassertion of the normal stall termination signals. RdBusy or WrBusy. If asserted before the normal terminators the effect is as if the terminators were also deasserted. Stalls terminated by BusError are subject to retry in the same manner as when terminated by deassertion of the appropriate Busy. That is, if RdBusy or WrBusy is reasserted during the fixup cycle of the stall then a retry will occur. See the section on retry for more details. On a successful retry the effect will be as if BusError had not been asserted. A successful retry in this instance is defined to be one in which BusError had not been asserted. During the fixup cycle of a bus error terminated stall, the appropriate cache location is invalidated by turning off the valid bit before the write. Correct parity is maintained by inverting the sense of the most significant Tag bit. Termination of a read busy and write busy stall by BusError is shown in the figures 13a and 13b. The data setup requirements for EusError are identical to the deassertion requirements of RdBusy and WrBusy. Note finally that EusError is only sampled during read or write busy stalls.




Figure 13a: Read Busy stall terminated by a Bus Error

QED 00026 CONFIDENTIAL

June 30, 1987

- 21 -

MIPS R2000 Processor Interface MIPS Confidential instr None None None None Store Store Stall Fixup cycle Stall Run Stall Run phase 1 | 2 | 1 | 2 | 1 | 2 | Data: Unused ITag DTag Tag: Unused Mag DTag Mag DTag DAdr LAdr AdrLo: DAdr LAdr DAdr LAdr WriteAddress(15:0) AccTyp(1:0): DAcTy DAcTy DAcTy DAcTy MemWr\* BusError WrBusy

Figure 13b: Write Busy Stall terminated by a Bus Error

QED 00027 CONFIDENTIAL

June 30, 1987

DWr

- 22 -

Main Memory Interface

MIPS Confidential .

# 5. Coprocessor interface

The R2000 supports a tightly coupled coprocessor interface; all coprocessors maintain synchrony with the main processor, reside on the same data bus as the main processor, and participate in bus transactions in an identical fashion to the main processor.

The interface supports up to four separate coprocessors. Coprocessor 0 - the system coprocessor is contained within the main processor. Coprocessor 1 is the floating-point coprocessor. Coprocessors 2 and 3 are undefined at present.

#### 5.1. Coprocessor Operation Fundamentals

During each cycle in which a valid instruction-data pair is on the data bus, the coprocessors accept an instruction. The coprocessors decode the instruction in parallel with the main processor and, if it is a coprocessor instruction one of the coprocessors will proceed to execute the instruction. The setup and hold requirements for instruction transfers to the coprocessor are identical to those of the processor.

The coprocessors maintain synchronization with the main processor by monitoring the signals Run<sup>®</sup> and Exception<sup>®</sup>. Run<sup>®</sup> is asserted by the processor during run cycles and deasserted during stall cycles. When the processor deasserts Run<sup>®</sup>, the coprocessors disregard the instruction-data pair presented during the last cycle. When Run<sup>®</sup> is reasserted, the coprocessors take, as replacement for the instruction-data pair which was disregarded, the instruction-data pair from the previous cycle - the previous cycle having been the fixup cycle for whatever stall was occurring.

Exception is used by the processor to transmit four independent pieces of information to the coprocessors.

- (1) During phase 1 of run cycles Exception indicates whether an exception has occurred for the instruction which is currently in its writeback pipersage. Unless the exception is occurring as a result of an interrupt request by the coprocessor, the strention of Exception prevents any state from being committed in the coprocessor.
- (2) During phase 2 of run cycles Exception<sup>a</sup> indicates whether an interrupt request is being granted for the instruction which is currently in its memory accest pipestage. When an exception occurs corresponding to the granting of an interrupt request, the state indicating the type of exception is committed within the coprocessor.
- (3) During phase 1 of stall cycles Exception indicates whether the current stall cycle is a fixup cycle. When a fixup cycle is occurring, it is guaranteed that the data present on the data bus is electrically valid.
- (4) Finally, during phase 2 of stall cycles, Exception<sup>a</sup> indicates whether the current stall is a Coprocessor Busy stall. The Coprocessor Busy stall indication in combination with the CpBusy<sup>a</sup> input can be used by entities external to the processor to gain access to the caches. The information content of the Exception<sup>a</sup> line is summarized in the table below.

	phase 1	phase 2
Run	Exc1W*	IntGr2M*
Stall	Fixupl*	CPBusy2*

#### 5.2. Coprocessor Instructions

The interface supports three types of coprocessor instructions: loads/stores, operations, and processor-coprocessor transfers. Each type is described below in terms of its demands on the interface. Timing of the coprocessor interface during run is illustrated in figure 14.

QED 00028 CONFIDENTIAL

June 30, 1987

- 23 -

Main Memory Interface

Figure 14: Coprocessor Interface Timing

OED 00029 CONFIDENTIAL

June 30, 1987

int\*

phase

**严格法法严禁。** 

- 24 -

⊢ τ<sub>οκ</sub> ⊢ τ<sub>σπε</sub>

#### MIPS Confidential ..

### 5.2.1. Coprocessor Loads/Stores

During run cycles, the operation and timing of coprocessor loads and stores is identical to that of the main processor. On a load the coprocessor will be accepting data off the bus and on a store it will be driving the bus. On loads the main processor also reads in the data and tag for purposes of miss detection. On stores the coprocessor must generate data parity. All address generation, cache, and memory control functions are provided by the main processor.

During all stall and fixup cycles, the coprocessors are passive; if a coprocessor store is blocked by a write busy stall or if the cycle in which the coprocessor store occurs is redone due to any other stall, the main processor will re-present the coprocessor data during the stall's fixup cycle.

#### 5.2.2. Coprocessor Operations

Coprocessor operations occur within the coprocessors and only affect the interface when they change the coprocessor condition output or cause stalls or exceptions. Coprocessors stalls and exceptions are described separately below.

#### 5.2.2.1. Coprocessor Conditions

Each coprocessor has a condition input into the main processor called CpCond(n). The coprocessor condition lines are sampled by the processor during phase2 of every run cycle. Figure 14 illustrates the timing requirements of the CpCond inputs. If the processor executes a coprocessor branch instruction, the state of the appropriate CpCond input determines the direction of the branch.

## 5.2.3. Coprocessor - Processor Transfers

Coprocessor-processor transfers have identical input and output characteristics as loads and stores: that is, for a processor to coprocessor transfer the processor drives the data bus as for a store and the coprocessor inputs from the bus as for a load. For coprocessor to processor transfers the roles are reversed. Parity is not checked for either direction of transfer.

#### 5.3. Coprocessor Stalls

To provide synchronization when required, the processor supports coprocessor bury stalls. The operation of such a stall is illustrated in the figure 15. To initiate a coprocessor busy stall, the coprocessor must assert CpBury\* during the ALU cycle of the coprocessor instruction. To terminate the stall CpBury\* must be deasserted during phase1. The cycle following that in which CpBury\* is deasserted will be the fixup cycle.

QED 00030 CONFIDENTIAL

Coprocessor Interface

June 30, 1987

MIPS R2000 Processor Interface MIPS Confidential -Execute instr None None None ' Execute cycle Run Fizup Stall Stall Run Data: Unused Tag: Unused ITag DTag ITag DTag ITag DTag ITag AdrLo: DAdr LAdr DAdr IAdr DAdr IAdr DataReadAddress(15:0) AccTyp(1:0): DAcTy DAcTy DAcTy DAcTy Exception\*: Exca IntGra Fixupa CPBsya Fixupa CPBsya Fixupa CPBsya Exta IntGra CpBusy\* Run

Figure 15: Coprocessor Busy Stall

Timing for the beginning and end of a coprocessor busy stall is shown in figures 16a and 16b. respectively. Note that OpBusy\* has different setup and 2014 requirements than other processor inputs; OpBusy\* is presumed to be coming from a tightly coupled coprocessor and its timing is directly related to the internal phase clocks.

QED 00031 CONFIDENTIAL






Figure 16a: Coprocessor Busy Timing - Beginning of Stall

QED 00032 CONFIDENTIAL

June 30, 1987

- 27 -




Figure 16b: Coprocessor Busy Timing - End of Stall

QED 00033

June 30, 1987

- 28 -

MIPS R2000 Processor Interface

### 5.3.1. Coprocessor Busy Retry

Coprocessor busy stalls can be reinitiated by ressserting Cobusy. Guring the fixup cycle of the stall. However, unlike the retry for a read or write stall, a coprocessor busy retry may or may not be granted. Specifically, if an interrupt occurs during the initial stall then the retry will not be granted as the interrupt will abort the instruction which is requesting the stall. Figure 17 illustrates the timing of a coprocessor busy retry.

QED 00034 CONFIDENTIAL

June 30, 1987

ب المسجود فاولان المسالته والراح

- 29 -






Figure 17: Coprocessor Busy Retry Timing

QED 00035 CONFIDENTIAL

June 30, 1987

- 30 -

# 5.4. Coprocessor Exceptions

MIPS Confidential .

Coprocessors signal exceptions to the main processor through one of the processors interrupt inputs. The Interrupt inputs are sampled during phase 2 of all run cycles and during the final fixup cycle of a stall sequence. Signalling precise exceptions via the interrupt inputs requires that the interrupt be asserted during the ALU pipestage of the instruction causing the exception. When signalled precisely, the processor signals interrupt grant back to the coprocessor during the memory access pipestage. The timing of the Interrupt input is indicated in figures 14 and 16.

# 5.5. Processor-Coprocessor Synchronization

To operate the processor system at maximum speed requires that that there be minimum skew between the processor and coprocessors. To facilitate the deskewing of the processor and coprocessors, the processor provides a fixed phase delay in its input clock paths over and above the delay which is introduced naturally in the process of clock buffering. The phase delay is approximately equal to the expected worst case part to part variation in SysOut\* under nominal operating conditions. The coprocessors contain a variable delay in their input clock paths which is set dynamically by comparing their output clock to the processors CpSync\* output. CpSync\* is is nominally identical to SysOut\* and is provided specifically for processor-coprocessor synchronization. The output clock of the coprocessor is loaded in a similar fashion to CpSync\* of the processor to maximize matching. The additional phase delay path on the processor is enabled by asserting Int(4)\* during reset. When disabled, the Cik2xSys to SysOut\* delay will take on its nominal value. Figure 18 illustrates the qualitative effect of enabling the processor phase delay.




Figure 18: Phase Delay Effect

QED 00036 CONFIDENTIAL

June 30, 1987

- 31 -

# 6. Internal Stalls

There are two types of stalls which the processor can enter which require no terminating section on the part of the interface: mult / div bury stalls and microtib fill stalls. These are internally initiated stalls whose only indication of occurence is the deassertion of Run\*.

Mult/div busy stalls occur on an attempt to read the result registers of the integer multiply/divide unit while a multiply or divide is in progress. Externally, the mult/div busy stall appears identical to a coprocessor busy stall; an internal MDBusy signal initiates and terminates the stall.

Microtib fill stalls occur when an instruction translation misses in the instruction TLB cache. When such a miss occurs the processor takes a single cycle stall to refill the microtib from the main TLB. Since the stall is only one cycle it is of necessity a fixup cycle. Moreover, since the processor is going directly from a run cycle into a fixup cycle, both the deassertion and reassertion of Run\* are governed by TRun.

Figure 19 illustrates a mult/div busy and a microtib fill stall.




Figure 19: Mul/Div Busy and MicroTLB Fill Stall

QED 00037 CONFIDENTIAL

June 30, 1987

- 32 -

#### 7. Multiple Stalls

Multiple stalls are possible whenever more than one stall initiating events occur within a single run cycle. An example is a cycle containing a load where both the instruction and data reference miss in the cache. The most important characteristic of any multiple stall sequence is the validity of the instruction-data pair presented on the data bus during the final fixup cycle. The operation of the two most common multiple stalls is illustrated in figures 20a and 20b. Figure 20a illustrates a data cache miss followed by an instruction cache miss and figure 20b illustrates a write busy followed by an instruction cache miss.




Figure 20a: Data Cache Miss - Instruction Cache Miss

QED 00038 CONFIDENTIAL

June 30, 1987

- 33 -

Internal Stalls

мару С	onfidential -	•	MIPS R2000 Proce	essor Interface
stall	Write	Busy In	ss rCacheMiss	1 t
cycle ·	Run   Stall   Stal	ll   Fixup   Stall	Stall Fixup	Run
phase	1 2 1 1 2 1 1	2   1   2   1   2	1 2 1 1 2	1 1 2 1
Data:	Bed D - Unused	Bad D - Mair	nMemoryin i D	I D
Tag:	Bad D - Unused	I D - IRa	Adr(31:16) I D	1 0
AdrLo:	DAdflAdr DRdAdr(15:0	) PAddiAdr IRdAd	ar(15:0) DAdalAda	DAdilAdr
AccTyp	(1:0): DAcTy DAcTy	DAcTy W	ord DAcTy	DAcTy
AccTyp	(2)			\
MemWi				<del></del>
W:Busy				· ·
MemRd				
RdBusy	A TOTAL DESIGNATION	N 12	\	/ <del>************************************</del>
DWr				
IWr		·		<del></del>

Figure 20b: Write Busy - Instruction Cache Miss

For the general case of multiple stalls, the service order is given below.

- (1) Data Cache Miss or Write Busy These are mutually exclusive as one occurs due to a load and the other due to a store.
- (2) Coprocessor Busy
- (3) Instruction Cache Miss
- (4) Multiplier/Divider Busy
- (5) MicroTLB Miss

For stalls which can be resolved without main processor intervention, such as coprocessor busy stalls, the stall initiator/terminator signals are sampled every cycle. If, while servicing another stall, the initiator for a self resolving stall is deasserted then no stall will occur.

QED 00039 CONFIDENTIAL

June 30, 1987

- 34

Multiple Stalis

MIPS Confidential -

#### 8. Reury

Retry is a mechanism for redoing a stall that has already received its stall termination signal. For read stalls, retry allows error detection/correction to occur in parallel with data transfer. Figure 21 illustrates the operation of retry for the case of a data cache miss. In general, to retry the stall, the stall terminator - RdBusy, WrBusy, or CpBusy - is reasserted during the fixup cycle. From that point on, the retry stall is indistinguishable from the original stall. For read busy and write busy stalls, the retry is guaranteed to occur if requested. Further details concerning the details of coprocessor busy retry can be found in the section describing the coprocessor interface.




Figure 21: Data Cache Miss with Retry The timing requirements for initiating a read or write busy retry are illustrated in figure 22.

QED 00040 CONFIDENTIAL

Multiple Stalls




Figure 22: Read Busy Retry Timing

QED 00041 CONFIDENTIAL

June 30, 1987

- 36 -

Retry

#### 9. Interrupts

The processor has 6 general purpose interrupt inputs which are sampled during phase2 of all run and fixup cycles. After causing an interrupt exception to occur, the interrupts continue to be sampled during each phase2 to provide a level sensitive indication of the active interrupt or inputs. The interrupts are not latched within the processor when an interrrupt exception occurs. The timing of the interrupt inputs is illustrated in figure 23.




Figure 23: Interrupt Timing

The value of the interrupt inputs when Reset\* is deasserted determine several processor operation modes. Each mode is described separately in the Advanced Features section.

QED 00042 CONFIDENTIAL

Retry

MIPS R2000 Processor Interface

#### 10. Reset

The Reset<sup>a</sup> input is used to force processor execution starting at the reset exception vector and to initialize processor state. Reset<sup>a</sup> must be asserted for a minimum of six cycles to guarantee processor initialization. After a reset has occurred the following processor state is guaranteed:

- (1) KUc, the current Kernel/User bit, is zero corresponding to Kernel mode.
- (2) IEc. the current interrupt enable bit, is zero corresponding to Interrupts disabled.
- (3) TS, the TLB shutdown bit, is zero corresponding to TLB enabled.
- (4) SwC, the Swap Cache bit, is zero corresponding to caches not swapped.
- (5) BEV, the Boot Exception Vector bit, is one corresponding to selection of the bootstrap exception vector.
- (6) The Random register is set to zero.

When reset's is deasecred the processor latches the values present on the interrupt inputs. These values are used to determine various processor operating modes such as Endianness, Test. etc. A complete description of these modes is contained in the Advanced Features section. The operation of the processor coming out of reset is illustrated in figure 24.

QED 00043 CONFIDENTIAL

June 30, 1987

- 38 -

Interrupts

MIPS Confidential -	MIPS R2000 Processor Interface
stall .	InstrCacheMiss
cycle   Run   Run   Run   1	Run   Stall   Fixup   Run
phase   1   2   1   2   1   2   1   2   1	2   1   2   1   2   1   2
Data: X X X	X\(\)(\)(\)(\)(\)(\)(\)(\)(\)(\)(\)(\)(\)
Tag: X X X	X \_1FC00X
AdrLo: X X X X X X X X X X X X X X X X X X X	X4X 0 XX 4 XX 8
IRd Transfer	
MemRd*	
RdBusy	
Run*	
Exception®	
Interrupt® Mode	
Reset*	The state of the s

Figure 24: Reset Behavior

QED 00044 CONFIDENTIAL

June 30, 1987

- 29 -

Reset






Figure 25; Reset Timing

QED 00045 CONFIDENTIAL

Reset

MIPS Confidential -

# 11. Advanced Features

# 11.1. Cache Swapping

To facilitate cache flushing and diagnostics, the processor permits the instruction and data caches to be swapped. The cache which was acting as the instruction cache becomes the data cache and vice versa. Swapping the caches is accomplished by changing the value of the swap cache bit in the processor status register. All memory references which occur within the immediate vicinity of the swap must be uncached. Figure 16 illustrates the effects of cache swapping on the cache control signals. Although IWr and DWr are not shown, their relationships are reversed as well.




Figure 26: Cache Swapping

#### 11.2 Cache Isolation

Cache diagnostics are further supported through a cache isolation capability. When the isolate cache bit of the processor status register is set, all loads bit in the cache and McmWr is not asserted on stores.

QED 00046 CONFIDENTIAL

June 30, 1987

- 41 -

Reset

#### MIPS Confidential -

# 11.3. Mode selectable features

The mode selectable features are determined by the state of the interrupt inputs during the reset period. Both phases of the clock are used for inputing mode information allowing for a total of 12 independently selectable features.

### . 11.3.1. Phase 2 Modes

The following features are selected based upon the state of the interrupt inputs during phase 2 of the final cycle before reset\* is deasserted.

#### 11.3.1.1. Byte Order Control

Byte order or Endlanness is determined by the value of Int\*(0). Deassertion of Int\*(0) will result in Little Endlan ordering while assertion will result in Big Endlan ordering.

## 11.3.1.2 Output Disable

Asserting Int\*(1) causes the processor to tristate all of its outputs. In this condition the processor outputs can be driven by an external medium.

# 11.3.1.3. Cacheless Operation

The value of the interrupt Int\*(2) determines whether caches are presumed present for instructions and data. Deutsertion implies presence: assertion implies absence. When the caches are absent all memory references must occur at the processor cycle rate i.e.; no cache miss stalls can

## 11.3.1.4. Data/Tag Drive Control

The value of the interrupt Int\*(3) determines whether the data and tag buses are driven during write busy and coprocessor busy stalls. If asserted the buses are not driven during these stalls. When deasterted the data and tag buses are driven during phase 2 of the stall cycles. If the data and tag buses are not being driven externally during the aforementioned stalls, the processors drive should be enabled to prevent bus floating.

#### 11.3.1.5. Phase Lock

Asserting the Int\*(4) input causes the processor to insert additional phase delay into its input clock paths. The additional phase delay allows coprocessors to minimize their skew. Le. phase lock to the processor. Like the other mode inputs, the state of phase lock is latched at reset. However, if the phase locking mechanism is being used then the input must be asserted continuously for a period of time before the deassertion of reset so that the locking mechanism can stabalize. The phase lock time is determined by the slowest locking of the coprocessors. This leature is further described in the Coprocessor Interface section.

QED 00047 CONFIDENTIAL

June 30, 1987

42 -

MIPS R2000 Processor Interface

# 11.3.1.6. Output Timing Select

Deasserting Int\*(5) selects the output timings based on the clock bindings described in this document. A summary of those clock bindings was presented in Section 3. Cache Timing.

# 11.3.2. Phase 1 Mcdes

The remaining features are selected based upon the state of the interrupt inputs during phase 1 of the final cycle before reset' is deasserted.

### 11.3.2.1. Phase 1 Mode Activate

Deasserting Int\*(5) enables the remaining phase 1 modes. When Int\*(5) is asserted all of the phase 1 modes default to their asserted conditions.

# 11.4. Mode Select Summary

The table below summarizes the processor's mode selectable features. Note that any activated reserved modes must be driven asserted to guarantee compatibility with future processor revisions.

	Pha	se l	Phase 2			
interrupt*	Asserted	Deasserted	Asserted	Deasserted		
Int*(O)	Reserved	Reserved	Big Endlan	Little Endian		
Int <sup>e</sup> (1)	Reserved	Reserved	Tristate	Active		
Int*(2)	Reserved	Reserved	Caches Absent	Caches Present		
Int*(3)	Reserved	Reserved	Bus Drive On	Bus Drive Off		
Int*(4)	Phase Delay On	Phase Delay Off	Phase Delay Of	Phase Delay On		
Int*(5)	Phase I modes	Phase-Imports	- Rev 3 clock Ca	Rev 5 clock		
	deactivated	activated	bindings	bindings		

The timing requirements of the mode select inputs are illustrated in figure 27.

QED 00048 CONFIDENTIAL

June 30, 1987

- 43 -




Figure 27: Mode Select Timing

QED 00049 CONFIDENTIAL

June 30, 1987

- 44 -

(o) A clock which is identical to SysOut" and used by coprocessors for timing synchroniza-

- 45 -

tion with the CPU.

(i) The main memory read stall termination signal.

(i) The main memory write stall initiation/termination signal.

RdBusy:

WrBusy":

June 30, 1987

QED 00050

CONFIDENTIAL

#### MIPS R2000 Processor Interface

CpBusy\*:

(i) The coprocessor busy stall initiation/termination signal.

CpCond(3:0)k

(i) A 4-bit bus used to transfer conditional branch status from the coprocessors to the main processor.

Int=(5:0):

(i) A 6-bit bus used by the memory interface and coprocessors to signal maskable interrupts to the processor.

Clk2xSyr (i) The master clouble frequency input clock used for generating SysOut\*.

CIX2xSmp:
(1) A double frequency clock input used to determine the sample point for data coming into the processor and coprocessors.

Clk2xRd:

(1) A double frequency clock input used to determine the enable time of the cache RAMs.

Clk 2-Phi:
(1) A double frequency clock input used to determine the position of the internal phases. phasel and phasel.

Resert:

(i) Synchronous initialization input used to force execution starting from the reset memory address. Reset must be synchronized by the leading edge of SysOut.

> QED 00051 CONFIDENTIAL

June 30, 1987

- 46 -

Signal Summary

13. Pinout

Pin	Pin	Pin	Pin	Pin ·	Pin
Name	Number	Name	Number	Name	Number
Data(0)	E2	Tag(12)	B14	AdrLo(0)	Cl
Data(1)	D1	Tag(13)	C13	AdrLo(1)	E3 1
Data(2)	. F3	Tag(14)	D13	AdrLo(2)	D2
Data(3)	G2	Tag(15)	B15	AdrLo(3)	Bı
Data(4)	Gi	Tag(16)	E13	AdrLo(4)	C2
Data(5)	H2	Tag(17)	D14	AdrLo(5)	C4-
Data(6)	Hi	Tag(18)	Cis	·AdrLo(6)	A2
Data(7)	F2	Tag(19)	D15	AdrLo(7)	В3
Dau(8)	нз	Tag(20)	E14	AdrLo(8)	C5
Data(9)	13	Tag(21)	F14	AdrLo(9)	-B4
Data(10)	Ji	Tag(22)	G14	AdrLo(10)	A3 -
Data(11)	K2	Tag(23)	F15	AdrLo(11)	A4
Data(12)	12	Tag(24)	H15	AdrLo(12)	- B5
Data(13)	MI	Tag(25)	H14	AdrLo(13)	B7
Data(14)	N1	Tag(26)	J15	AdrLo(14)	A6
Data(15)	Ki	Tag(27)	K15	AdrLo(15)	A7
Data(16)	M2	Tag(28)	J13	VCCO	Fi I
Data(17)	ü	Tag(29)	314	VCCI	l ii l
Data(18)	N2	Tag(30)	L15	VCC2	Qi
Data(19)	N3	Tag(31)	L14	VCC3	ו לא
Data(20)	P2	TagP(O)	C14	VCC4	N8
Data(21)	02	TagP(1)	G15	vccs	Q12
Data(22)	P4	TagP(2)	K14	VCCs	ois
Data(23)	P1	TagV	N15	VCC7	MIS
Data(24)	N5	Int (0)	C9	VCCs	H13
Data(25)	Q3	Int*(1)	B9	võõ	E15
Data(26)	PS	Int*(2)	A11	VCC10	AIS
Data(27)	P6	Int*(3)	B10	vccii	C C I
Data(28)	. QS	Int*(4)	Cio	VC12	1 . A5
Data (29)	Q7	Int (5)	A12	VCC13	G
Data(30)	P8	CpCond(0)	A8	VCC14	A1
Data(31.)	Q4	CpCond(1)	B8	Gnd0	D3
DataP(0)	Èi	CpCond(2)	A9	Gnd1	G3
DataP(1)	1 32	CpCond(3)	A10	Gnd2	l KJ
DataP(2)	M3	AccTyp(0)	P15	Gnd3	N4
DataP(3)	N6	AccTyp(1)	M14	Gnd4	Q6
Clk2xSys	P9	AccTyp(2)	L13	Gnd5	N9
Clk2xSmp	Q10	Mem Wr	N12	Gnd6	NIO
Clk2xRd	P10	MemRd*	N13	Gnd7	M13
Clk2xPhi	Q9	Run*	N14	Gnd8	K13
RdBusy	Cii	IRd	P12	Gnd9	G13
WrBusy	A13	IWr	P13	Gnd10	F13
CoBusy*	Bii	DRd	NII	Gnd11	C12
BusError	812	DWr	Q14	Gnd12	C7
Reset*	A14	ICik*	Q13	Gnd13	C6
SysOut*	Qii	DClk*	Pii	Exc*	Q8
CpSync*	P14	Resvd0	P3	Resvd1	P7
Resvd2	B2	Resvd3	B6	Resvd4	B13

Table 1: Pinout - 144 pin PGA

QED 00052 CONFIDENTIAL


Signal Summary

June 30, 1987

47

كالموالية والمحيونين والمؤثرة والراري

# Physical Pin Placement



QED 00053 CONFIDENTIAL

Plnout

MIPS R2000 Processor Interface

#### 14. Timing Parameters

# 14.1. DC Characteristics

14.1.1. Maximum Ratings (Operation beyond the limits set forth in this table may impair the useful life of the device.)

Parameter	Symbol	Test Conditions	Min	Max	Units
Supply Voltage Input Voltage Storage Temperature Operating Temperature Load Capacitance on any Pin	VCC VIN TST TA CLd		5 5 <sup>(1)</sup> -65 0	+7.0 +7.0 +150 +70 100	V V C C F

#### Note:

- (1) VIN Min. = -3.0V for pulse width less than 15ns.
- (2) Not more than one output should be shorted at a time. Duration of the short should not exceed 30 seconds.

14.1.2. Operating Range

Range	Ambient Temperature	vcc		
Commercial	0C to 70C	5V ± 5%		

14.1.3. Operating Parameters

				MHz	16.6		
Parameter	Symbol	Conditions	Min	Max	Min	Max	Units
Output HIGH Voltage	VOH	VCC - Min.	3.5		3.5	•	···V
		IOH = -< mA	_ #1 . #			إتحد ويت	-i.
Output LOW Voltage	VOL	VCC - Min.		.4		.4	V
	l	IOL - 4mA				VCC+.5	٠,,
Input HIGH Voluege	VIH .		2	VCC+.5	2,	د.+ب	Y .
Input LOW Voltage	VIL		5(1)	.8	(۱)گــــ		V .
Input HIGH Volume	VIHS		2.5	VCC+.5	3.0	VCC+.5	V
Input LOW Voltage	VILS		5(1)	.4	5 <sup>(1)</sup>	.4	v
Input Capacitance:	CIn		10	1	10 -	١.	pF
Output Capacitance	COut		10	1	· 10		pF
Operating Current	ıcc	VCC - 5.5V	l	250	·	300	mA

### Note:

- (1) VIL Min. -3.0V for pulse width less than 15ns.
- (2) VIHS and VILS apply to Cik2xSys, Cik2xSmp, Cik2xRd, Cik2xPhi, CpBusy, and Reset\*.

QED 00054 CONFIDENTIAL

Pinout

June 30, 1987

MIPS R2000 Processor Interface

### 14.2 AC Characteristics

#### Notes:

- (1) All output timings are given assuming 25pf of capacitive load. Output timings should be derated where appropriate as per the table below.
- (2) All timings referenced to 1.5V

#### 14.2.1. Clock Parameters

	C.,			12.5 MHz		16.67 MHz	
Parameter	Symbol	Test Conditions	Min	Max	Min	Max	Units
Input Clock High	TCkHigh	Transition ≤5ns	18		13.5		ns
Input Clock Low	TOLLOW	Transition ≤ 5ns	18	1	13.5		ns
Input Clock Period	TCkP		40	1000	30	1000	n.s
Cik2zSys to Cik2zSmp			٥	1 Cyc	0	. Cpc	ns
Clk2xSmp to Clk2:tRd			٥	t Cre	0.	I Cyc	ល
Clk2zSmp to Clk2:cPhi		·	11	1 <u>C×</u>	9	l Cyc	ns

### Note:

(1) The clock parameters apply to all four 2xClocks: Clk2xSys. Clk2xSmp. Clk2xRd, and Clk2xPhi.

14.2.2. Eun Operation Parameters

Parameter	Load Symbol		12.5	MHz	16.67 MHz	
rarameter .			Min (nsec)	Max (psec)	Min (nsec)	Max (nsec)
Data Enable	121/	7	117265	-2.5	7125	Tuzes
Data Disable		TOE	-1	-23		-4
	25	Tools	1 7	3.5.	3	
Write Delay	25 25	Turby	Ô	.7.5	ő	5
Data Setup		$T_{DS}$	11.5		9	
Data Hold			-4		4	
CpBusy Setup		T <sub>DH</sub> T <sub>CBS</sub>	15		13	
CpBusy Hold		TCAH	-4		-4	
Access Type(1:0)	25	TALTY	1	10 -	1	7
Access Type(2)	25	TACT, 2	1	20	.1	17
Memory Write	25	TMEY	1	10	1	7
Exception	_25	Tere	1	10	1	7

QED 00055 CONFIDENTIAL

MIPS R2000 Processor Interface

14.2.3. Stall Operation Parameters

				MHz	16.67 MH2	
Parameter	Load (pf)	Symbol	Min (nsec)	Max (nsec)	Min (nsec)	Max (nsec)
Address Valid	25	Tuvel	1	38		30
Access Type	25	Ts.neTy	1	35	1	27
Memory Read Initiate	25	TMZst	1	35	ı	27
Memory Read Terminate	25	TNEIT	1	10	1	7
Run Terminate	25	Tset	5	25	5	17
Run Initiate	25	Tam	5	15	5	12
Memory Write	25	TENO	5	35	5	27
Exception Valid	25	Teres	5 .	28	5	20

14.2.4. Capacitive Load Deration

		Conditions	12.5	MHz	16.67	MHz	
Parameter	Symbol	Conditions	Min	Max	Min	Max	Units
Load Derate	CLD		1	2.5	1	2	nsec/25pF

QED 00056 CONFIDENTIAL

MIPS R2000 Processor Interface

15. Cache Design

Figure 28 illustrates the timing critical portions of an R2000 system which has a 64 KByte instruction and a 64 KByte data cache. The caches are built out of 16Kz4 static RAMS.

The tables below contain the timing parameters used in the cache design for the static RAMS and the TTL logic, respectively.

Parameter	Load (p()	Symbol	12.5 MHz		16.67 MHz	
			Min (nsec)	Max (nsec)	Min (psec)	Max (nsec)
Address to Data Valid Output Enable to Data Valid Output Disable Time Output Enable Time Address Setup to End of Write Data Setup to End of Write Write Pulse Width Data Hold from End of Write Address Hold from End of Write	30 30	TAA TDOE THZ TLZ TAV TSD TPVE THD THA	2.5 2.5 15 30 0	35 20 15 30	2 2 13 20 0	25 15 10 20
Enable/Disable Mismatch	1	TEDM	L	6		2

#### Cache Ram Parameters

#### Note:

- (1) THE is computed as TDOE 2/3
- (2) Tiz is computed as TDOE/8
- (3) T<sub>EDM</sub> assumes that when operating at approximately the same voltage and temperature that the enable and disable times of the highest speed grade cache RAMS will match to within 20%. This assumed a 10% versation in gate length at the highest grade and a square law dependence of speed with gate length. To allow for down binning; that is, selling a higher speed part to a lower speed specification, a 40% mismatch is assumed for the second fastest speed grade.

Paramete:	Load (pf)	Symbol	Min (nsec)	Typ (nses)	Max (nsec)
F373 Propagation Delay	50	T 373,0		•	8
F373 Lauh Enable Delay	50	T 373 LE	3		13
F373 Lat:b Enable Hold	50	T 373 104	3	1	13
1804 NAND Buffer	50	T 1804	1		4.
F241 Disable	50	T 201	2		7

Cache Logic Parameters

QED 00057 CONFIDENTIAL

June 30, 1987

- 52 -

Timing Parameters

# MIPS R2000 Processor Interface

#### Notes:


- (1) The TTL and cache RAM propagation delays are derated by 1 nsec per 25pf of additional load.
- (2) Cache RAM input capacitance is 5pf
- (3) Cache RAM output capacitance is 7pf
- (4) The outputs of an 1804 TTL NAND buffer are assumed to match to within one necc.
- (5) SysClk is a buffered version of SysOut\*
- (6) This analysis assumes a system which has sufficiently well controlled Data and Tag bus characteristics to guarantee approximately 5 need of hold time on these buses. The easiest way to guarantee these conditions is by using only MOS devices on the Data and Tag buses.

QED 00058 CONFIDENTIAL

June 30, 1987


- 53 -

Cache Design



- 54 -

QED 00059 CONFIDENTIAL 15.1. Cache Design Overview Design of the cache subsystem is principally a matter of placing the four 2x input clocks so as to maximize performance for a given set of static RAM parameters. Recall that the relationships of the four 2x input clocks are defined as shown below.



2x Input Clocks

The primary functions of each of the 2xClocks with regard to the cache subsystem are as follows:

- (1) Clk2xSys determines the position of SysOut. Clk2xSys is positioned to prevent ICache to DCache contention on back to back reads and system bus to cache bus contention at the end of read stalls.
- (2) Clk2xSmp determines the sample point for data coming into the processor, terminates cache write strobes, and terminates the address latch clocks, IClk\* and DClk\*. Clk2xSmp is positioned to guarantee sufficient propagation time through the processor load eligner.
- (3) CIR2 Rd initiates the cache read strobes, terminates the drive of the data and tag buses, and initiates the address latch clocks. CIR2 Rd is positioned to guarantee sufficient data setup to sample.
  - (4) Clk2xPhi initiates the drive of the major processor outputs: address. data. and tag. Clk2xSys. Clk2xSmp. and Clk2xRd are positioned relative to Clk2xPhi.

The principal equations governing the placement of TSmp and TRd for cache reads and cache writes are illustrated in figures 29a and 29b, respectively.

QED 00060 CONFIDENTIAL

Cache Design

June 30, 1987

- 55 -




Figure 29a: Primary cache read timing

- 56 -

QED 00061 CONFIDENTIAL

863 FH PG 1005

Cache Design

معيناه فالمناب أراد محمو يبيناني والمسار يؤيل المسارات والا

June 30, 1987




Figure 29b: Primary cache write timing

QED 00062 CONFIDENTIAL

June 30, 1987

- 57 -

Cache Design

MIPS R2000 Processor Interface

#### 15.1.1. Operation Constraints

The following pages present the equations for determining the positions of the 2x input clocks. The assumed loading on the address and data bus is 50pF and 75pF respectively.

#### 15.1.1.1. (smy constraints

Internal Sample to Phase delay

comp ≥ compan

(1)

12.5 MHz

t<sub>Smp</sub> ≥ 11 16.67 MHz

9 ﴿ جِيءًا

QED 00063 CONFIDENTIAL Cache Design

June 30, 1987

- 58 -

MIPS Confidential -MIPS R2000 Processor Interface Address capture by ICik\* and DCik\* phase SysOut\*  $\vdash$   $\tau_{s_{ps}}$   $\dashv$ PhiOut\* AdrLo: lAdr DAdz (Cik\* ⊢ Τ<sub>1804Μιх</sub> ⊢ Γ<sub>373Hid</sub> - TAdiLoDerateMin DCIX\* - - - T<sub>1804Max</sub> H T<sub>573</sub>Hid H T<sub>Adr</sub>Lo<sub>DeraloMin</sub> الم ۱۳۵۳-

12.5 MHz

≥ 4 + 3 - 1

≥ 6

16.67 MHz

≥ 4 + 3 - 1

≥ 6

QED 00064 CONFIDENTIAL

(2)


Cache Design

June 30, 1987

- 59 -

MIPS R2000 Processor Interface

Address access to sample - assuming address delay through F373 is limited by its propagation delay rather than its clock delay



12.5 MHz

$$\leq$$
 80 - (2.5 + 8 + 1 + 35 + 2 + 11.5)

€ 20

16.67 MHz

$$\leq 60 - (2 + 8 + 1 + 25 + 2 + 9)$$

€ 13


QED 00065 CONFIDENTIAL

June 30, 1987

- 60 -

MIPS R2000 Processor Interface,

Address setup to end of write



$$|t_{Sup}| \leq t_{Cpt} - (t_{Ad-Le_{Dente}} + t_{373}_{EN} + t_{373}_{PD_{Dente}} + t_{RAM_{SW}}) + t_{1804}_{Min}$$

$$12.5 \text{ MHz}$$

$$\leq 80 - (2.5 + 8 + 1 + 30) + 1$$

$$\leq 39.5$$

$$16.67 \text{ MHz}$$

$$\leq 60 - (2 + 8 + 1 + 20) + 1$$

QED 00066 CONFIDENTIAL

(4)

Cache Design


June 30, 1987

€ 30

- 61 -



Data setup to end of write



$$t_{\rm Sup} \leqslant t_{\rm Crc} - t_{\rm DVil} - t_{\rm DVal_{Decision}} - t_{\rm RAM_{ED}} + t_{1804_{\rm Min}}$$

12.5 MHz

$$\leq$$
 40 - 3.5 - 5 - 15 + 1

€ 17.5

$$\leq 30 - 3 - 4 - 13 + 1$$

€ 11

QED 00067 CONFIDENTIAL

June 30, 1987

- 62 -


Cache Design

را در مند المنظم المان المنظم المان (5)

MIPS R2000 Processor Interface

15.1.1.2. tal constraints

Guarantee minimum delay through transparent latches



$$t_{Rd} \ge (t_{373}_{LE} - t_{373}_{DD}) + t_{1804}_{Max} - t_{Ad+La}_{Dorm_{Max}}$$
 (6)

12.5 MHz

≥ 5 + 4 - 2.5

≥ 6.5

16.67 MHz

≥ 5 + 4 - 2

≥ 7

QED 00068
CONFIDENTIAL
Cache Design


June 30, 1987

- 63 -

MIPS R2000 Processor Interface

15.1.1.3.  $t_{Sys}=Rd$  constraints

Minimum read pulse width



$$t_{Sm-2d} \leq t_{Cm} - (t_{1804_{2d}} + t_{RAM_{DOE}} + t_{RAM_{DOE}}) + t_{1804_{2d}}$$
 (7)

12.5 MHz

€ 40 - (20 + 2)

€ 18

16.67 MHz

≤ 30 - (15 + 2)

€ 13

QED 00069 CONFIDENTIAL

June 30, 1987

- 64 -

MIPS Confidential -MIPS R2000 Processor Interface 15.1.1.4. tjmp-2d constraints Output enable to sample phase 2 SysOut\*  $\vdash$   $\mathsf{T}_{\mathsf{Sys}}$   $\dashv$ PhiOut\* AdrLo: IAdr DAdr IAdr DRd ⊢T<sub>Rd</sub> ⊢ ⊢ T<sub>L804Max</sub> - TRAMDOEDETELE ⊢T<sub>D5</sub>-|

$$t_{S=p-2d} \le t_{CR} = (t_{1304_{Max}} + t_{RAM_{DOS}} + t_{RAM_{DOS}} + t_{DS})$$

$$12.5 \text{ MHz}$$

$$\le 40 - (4 + 20 + 2 + 11.5)$$

$$\le 2.5$$

$$16.67 \text{ MHz}$$


$$\le 30 - (4 + 15 + 2 + 9)$$

T<sub>Cye/2</sub> Din—


> QED 00070 CONFIDENTIAL

June 30, 1987

- 65 -



Data hold from end of write - Assuming write data holds on bus until subsequent read



12.5 MHz

$$\geq$$
 1+0-2


16.67 MHz

$$\geq 1 + 0 - 2$$

QED 00071 CONFIDENTIAL

June 30, 1987

- 66 -



Address hold from end of write

 $t_{Snp-Rd} \ge t_{1804_{Tr}-Ch_{Min-ach}} - t_{317_{LE_{Min}}} + t_{ZAM_{NL}}$  (10)

12.5 MHz

≥ -2

16.67 MHz

≥ -2

QED 00072 CONFIDENTIAL

June 30, 1987


- 67 -

MIPS R2000 Processor Interface

15.1.1.5. t<sub>Cpt</sub> constraints

Minimum write pulse width

SysOut\* ⊢ T<sub>Sys</sub>



T<sub>C7L/2</sub> DWr

12.5 MHz .

≥ 7.5 + 30

≥ 37.5

16.67 MHz

≥ 5 + 20

≥ 25

QED 00073 CONFIDENTIAL Cache Design

June 30, 1987


- 68 -

863:FH PG 1017



#### 15.1.1.6. POBURM constraints

Cache output valid at Smp



$$t_{DBut_{MM}} \ge t_{Sys} - t_{mp} - (t_{1804_{Min}} + t_{RAM_{NI_{Min}}} - t_{DH})$$
 (12)

12.5 MHz

$$\geq t_{Sys-,tmp} - (1 + 2 - (-4))$$

16.67 MHz


$$\geq t_{Sys-temp} - (1 + 2 - (-4))$$

$$\geq t_{Sys-Smp} - 7$$


QED 00074 CONFIDENTIAL

June 30, 1987

- 69 -



Data valid at end of write



12.5 MHz

$$\geqslant 4-(-1)-\epsilon_{Smp-Rd}$$

$$\geq 5 - \epsilon_{Smp-Rd}$$

16.67 MH2

$$\geq 4 - (-1) - t_{5mp-2d}$$

$$\geq 5 - t_{Smp-Rf}$$
 .


QED 00075 CONFIDENTIAL

June 30, 1987

- 70 -



Data hold from main memory read



$$t_{DBug_{MM}} \ge t_{Sys-Sup} - (t_{1804_{Min}} + t_{241_{Db_{Min}}} - t_{DM})$$

12.5 MH2

$$\ge t_{Sys-Sup} - (1 + 2 - (-4))$$

$$\ge t_{Sys-Sup} - 7$$

16.67 MH2

$$\le t_{Sys-Sup} - (1 + 2 - (-4))$$

$$\le t_{Sys-Sup} - 7$$

QED 00076 CONFIDENTIAL


(14)

MIPS R2000 Processor Interface

#### 15.1.2. Contention Constraints

15.1.2.1. If an all constraints

Read - Read, ICache - DCache contention



"Syr-Re = - Linning Day . + Lacuren

12.5 MHz

≥ 1+6

≥ 7

16.67 MHz

'≥ 1+2

≥ 3

OED 00077 CONFIDENTIAL

Cache Design

~ · · · · · · · · (13)


· June 30, 1987

- 72 -



15.1.2.2.  $t_{Sys}$  constraints

Read - Write, ICache - Data Bus contention



12.5 MHz

≥ 21.5

16.67 MHz

≥ 16


QED 00078 CONFIDENTIAL

June 30, 1987

- 73 -

MIPS R2000 Processor Interface

Main Memory - Data Bus contention - end of stall



$$t_{Spr} \ge t_{1804_{Max}} + t_{241_{Dn}_{Max}} - t_{DL_n}$$
 (17)

- 74 -

12.5 MHz

$$\geq$$
 4 + 7 - (-2.5)

≥ 13.5

- 16.67-MHz

≥ 13

QED 00079 CONFIDENTIAL

Cache Design

June 30, 1987

MIPS R2000 Processor Interface

#### 15.1.3. System Design Constraints

SysClk delay required to guarantee data input valid at processor sample point - Assuming no clock to output delay on register

PhiOut\*

AdeLo: LAdr DAdr IAdr DAdr

Data:

Din

Tsys -1

-1 TsyscttDetay
-1 TsondMin
-1 Ton
-1 Ton
-1 Ton
-1 Ton

$$t_{Syn-Smp} \ge t_{Syn-Smp} - t_{1804_{Min}} + t_{DN}$$

$$12.5 \text{ MHz}$$

$$\ge t_{Syn-Smp} - 1 + (-4)$$

$$\ge t_{Syn-Smp} - 5$$

$$16.67 \text{ MHz}$$

$$\ge t_{Syn-Smp} - 1 + (-4)$$

$$\ge t_{Syn-Smp} - 5$$


QED 00080 CONFIDENTIAL

June 30, 1987 .

- 75 -

MIPS R2000 Processor Interface

Data setup to SysClk - 1 Serepayora



$$t_{\text{Scoop}_{\text{synchs}}} = t_{\text{Cyc}} - t_{\text{DVal}} - t_{\text{DVal}_{\text{Dense}}} - t_{\text{Syc}} + t_{\text{1800}_{\text{Min}}}$$
 (19)

T<sub>C7U2</sub>

12.5 MHz

$$= 40 - 3.5 - 5 - \epsilon_{Syr} + 1$$

16.67 MHz

$$= 30 - 3 - 4 - t_{Sys} + 1$$

QED 00081 CONFIDENTIAL


Cache Design

June 30, 1987

- 76 -

MIPS R2000 Processor Interface

Data hold from SysClk that succe - Assuming data holds on bus until subsequent read



$$t_{Hald}_{Ipoch} = t_{Syr-2d} - t_{180d}_{Ip_{Mon}} + t_{RAM}_{II_{Mon}} + t_{180d}_{Mon}.$$

$$= t_{Syr-2d} - 4 + 2 + 1$$

$$= t_{Syr-2d} - 1$$

$$16.67 \text{ MHz}$$

$$= t_{Syr-2d} - 4 + 2 + 1$$

$$= t_{Syr-2d} - 4 + 2 + 1$$

$$= t_{Syr-2d} - 4 + 2 + 1$$

$$= t_{Syr-2d} - 1$$

QED 00082 CONFIDENTIAL

Jane 30, 1987

- 77 -

MTPS Confidential -	MIPS R2000 Processor Interface
15.1.4. Summary	
15.1.4.1. Operation Constraints  12.5MH2  11 ≤ t <sub>Sup</sub> ≤ 17.5	(1.5)
ε <sub>Re</sub> ≥ 6.5	(6)
c <sub>5yr-2d</sub> ≤ 18	. (7)
$-1 \leqslant t_{2mp-2d} \leqslant 2.5$	(8.9)
c <sub>CM</sub> ≥ 37.5	. (11)
16.67 MCH2 9 ≤ t <sub>Sup</sub> ≤ 11	(1.5)
t <sub>M</sub> ≥ 7	(6)
<i>t<sub>Syr−Rd</sub></i> ≤ 13	(1)
-1 ≤ t <sub>Smp-Rd</sub> ≤ 0	(8.9)
<sup>2</sup> Cm ≥ 25	(11)

QED 00083 CONFIDENTIAL

June 30, 1987

- 78 -

#### MIPS R2000 Processor Interface

#### 15.1.4.2. Contention Constraints

12.5 MHz

timent > 7

t<sub>5yr</sub> ≥ 21.5

16.67MHz

t<sub>5rr-24</sub> ≥ 3

ı<sub>5ps</sub> ≥ 16

(15)

(16)

(15)

(16)

QED 00084 CONFIDENTIAL

Cache Design

June 30, 1987

- 79 -

- 863 FH PG 1028

MIPS R2000 Processor Interface

#### 15.1.4.3. Delay Settings

For 12.5 MHz operation using a delay line with taps every 2.5 nsec, .75 nsec tap to tap variation, and  $\pm$  1.5 nsec absolute variation requires placing Phi at 0, Rd at 12.5, Smp at 12.5, and Sys at 22.5.

For 16.67 MHz operation using a delay line with taps every 2 nsec. 5 nsec tap to tap variation, and  $\pm 1$  nsec absolute variation requires placing Phi at 0, Rd at 10, Smp at 10, and Sys at 18.

QED 00085 CONFIDENTIAL

June 30, 1987

- 80 -

MIPS R2000 Processor Interface

15.1.4.4. System Constraints

Using the delay settings as specified results in the following system constraints.

$$\epsilon_{DBus_{Note_{Look}}} \geqslant \epsilon_{(3rr-5rep)_{Max}} - 7 \tag{12}$$

12.5 MHz

≥ 13 - 7

≥ 6

16.67 MHz

**≥** 10 - 7

≥ 3

 $t_{DB_{\text{min}}} \geqslant 5 - t_{(Smp-2d)_{\text{Min}}} \tag{13}$ 

12.5 MHz

≥ 5 - 0

. ≥ 5

16.67 MH2

≥ 5 - 0

≥ 5

 $t_{DBut_{Hold}_{More}} \geqslant \epsilon_{(ij_2-imp)_{Main}} - 7$  (14)

12.5 MHz.

≥ 13 - 7

. ≥ €

16.67 MHz

≥ 10 - 7

≥ 3

QED 00086 CONFIDENTIAL

June 30, 1987

- 81 -

MIPS R2000 Processor Interface

(18)

l SyrCil Daloy ≥ l (Syr-Smy) Max - 5

12.5 MHz

≥ 13 - 5

≥ 8

16.67 MHz

≥ 10 - 5.

`≥ 5

 $t_{Sain_{PSysCik}} = 32.5 - t_{Sys_{Max}} \tag{19}$ 

12.5 MHz

= 32.5 -- 24

= 8.5 ·

. 16.67 MHz

= 24 - 19

= 5

and

 $t_{Hald_{J_{prim}}} = t_{(J_{pri}-Rd)_{Mm}} - 1 \tag{20}$ 

12.5 MHz

= 7-1

= 6

16.67 MHz

= 6 - 1

= 5

QED 00087 CONFIDENTIAL

June 30, 1987 - 82 - Cache Design

863 FH PG 1031

MIPS R2000 Processor Interface

The delay line settings, required data bus hold, and SysCik delay along with the resulting data setup and hold are summarized in the table below.

Parameter	12.5 MHz	16.67 MHz
Clk2xPhi	0	0
Clk2xRd	12.5	10
Clk2xShp	12.5	10
Clk2xSys	22.5	18
LDBuiker	6	5
ESTECH DATE	8	5.
L Sany System	8.5	5.
E Held STOTE	6	5

QED 00088 CONFIDENTIAL

Juno 30, 1987

- 83 -

### THE ADVANCED SYSTEMS OUTLOOK

#### Life Beyond RISC: The next 30 years in highperformance computing

John P. Moussouris
Chairman & CEO = MicroUnity Systems

- A MISTORY OF ERRORS Predictions about high-performarcs comparing have his orderly been subject to substact bunders. Tairty or farry years ago, the worldwide market for electronic ecompane systems were estimated at all machines — a minake comparable to estimating that the its the Great Wall of China would reach during its construction would be about six inches. It was a minake that's observable as autonomical distances. So why did I commit to give a talk about a topic so insmaly likely to give wrong practicators?
- Basically, I are this as an opportunity to make a very controvertial contrains prediction implied by the malaise that I've seen it, the electronics industry in recent years. It is being said that the electronics industry in one means; that it's been a great ride for the pest 30 years. We've seen one fullful mittes improvement in price performance, a kind of increase in price performance that has rever been seen in any other industry in the recorded history of markind, but that ride is now over. The sucknotog's manner and we'll see much more gradual improvements in price performance over the next 30 years.
- I predict that that's soully wrong, and that we will see an increase of a famor of a million in price performance in much less than 30 years. For those few of you who are skeptical, hear me now and believe me later.
- THE GOOD OLD HAYS Let's rust by looking back at the last 30 years. Desically the history has been remarkely predictable and standy over the last 30 years. Every time semiconductor technology has made it possible to the general purposa computer has a more cost-effective package, a new landly of computer systems has been been
- Back in the 1960s, the commercial mainfrances were born hunders much you of the curtier priorities reaching really the earliest machines were supersomputers. They were born with the entired of transition computing that made it possibly to put an entire CPU in a single bot that a commercial corporation could afford to buy and do each if work with. Bit study immediate the beyday of the mainfrance marks with the 370 line (360 originally) that has continued (at 25 years with a very steady supersontial rate of errowth.
- Then in the 1970s into grated circults emired, and Digital Equipment Corporation and others staned producing CPUs
- This is an edited excerpt from an address at our louth annual corderence on the advanced systems outlook. The address was presented in San Francisco on June 5.

on a board. They came into their heyday with the DEC VAX, which has also had a very standy performance growth. The minisomposters were a bit cheaper than the mainframes, although with lower performance, and they co-existed with mainframes.

- In the late 1970s the microprocessor became feasible with large scale integration. You had the entire CPU in a single chip at a much much lower cost but also tower performtion, and that has continued forward with mainly compatible lines at a fairly predictable growth rate.
- IT ADIT NECESSARILY 80— The architectures that were designed to lis in the smaller package boundaries have suffered less from signaling delays and have been pale to take severates of scaling of improvements in the watering such coloring to improvements in the watering such coloring to small hand, to they are growing at feature appointful reast. If you project that out to the early 1990s, there's a crossing, a kind of microstification that will take place where the microst outstip ministered were mainful reast.
- And, in feet, we earlier version of that is occurring an compatibility with the old 1970s-ore microprocusor architectures is abundaned in fewer of the new reduced introvation set methictures, and there will be creasings of the mainfrance lines very early in the 1990s if you look at the RISC growth curve (RISC being the machines that are designed to have the smallest CPU of all that can make the most efficient use of advanced transition section by).
- The rignificance of this crossing is that the last 30 years are of almost no true whethere it is predicting the next 30 years as the compagner industry. Clearly we will not be able to car of explain these fernilies which in the part have continued to peacefully smother 30 years and have mainfrance that we both at higher corts and which are above and above then low-cost microprocessors. Clearly that's not what's going to continue. On the other hand maybe we can get some insight by looking at the persons of this singularity.
- SELEVE IT OR NOT In the early days at MIPS if was one of the co-foundars at MIPS, it spent a bot of time as platforing to people why RIEC machines were fast. It was always difficult people always were retinant to believe it. I remember someone at libry me once that it was like a mechanic corning up to your operating up the hood of fruit car and starting to pull parts our and throw them away, doing that for a while and then decising the hood and the ling you to get in and sum the cut up, all the while claiming that the cut is going to run faster, commine haze guedine and he more reliable that i just going to be really hard to bulleve. But the such is this new it's accepted by even Moscrola and limst that RIEC works they take full page add in The Wolf Sover Journal to advertise that fact.
- And, there's a way to look at it that's so so paradoulest, in RISC there is a certain state of CPU which is the optimum size, given a particular semiconductor section to y., for building the farmest posterible general purpose processor. If you by to build a processor that has more hardware than that optimum amount, not only will is cost more, but it will actually be allower.

Computer Letter

Around 1970, the fastest CPU you could build (which was a Cray, basically) required over 100,000 logic chips just for the logic part of the CPU. I predict that in the early 1970 the fastest general purpose CPU will be a single chip RISC microprocessor. And if you project this word forward and sarunes over fairly conservative improvements to semiconductor derivity, 20 years last in the year 2010 is will not be possible to make a general purpose CPU my fairst by nowering more than 170th due one of an economically manufacturable single chip.

THANKS FOR THE MEMORY — If that's the case, what will use the with the other 90% of the chip? Well it arms out we'll do something quie similar to what we've done in the part we will heatifully this is for methory.

by these suscessive generations of machines, the key factor is that an execution until to get a lot of work done, nands to access loss of information from memory. The rate is which it can do work it guade by the rate it can excess information from memory — the bundwidth of access to memory. You explain the fact that small memories are fast to organize surange in a hierarchy with very small fast memory class to the execution units and then successively silvered by tiger memories to you to further away. You're using the very propriate handle memory to take advantage of the fact that smean of the time you can satisfy the needs for information from the smaller memories, and only seldom do you have to go set to the bigger memories. That's the key right that all machines can be execution that sendon.

A single chip in a maintrame is just a small pert of the essecution units. In a minimum, is is a higger plans of the essecution units. Micros, however, made a remembrus test for early including the entire formed processor unit, including the entglusers, on the single chip. What that means is that if you have a given amount of data transfer capability at the chip boundary, you can do a lot more work in the execution units because more of the needs for information are satisfied in the rejution.

CACHE ME, FY OU GAN — Now RISC machines were one better than traditional indexes by having a bit more registers, so they werk a lot more afficiently (capacitally if you have the right software) and also by including more and more of the cache, the next level of the memory hierarchy. I predict that the event that will cause RISC machines to income the feature growing luprose CPUs on the planet will be the huchulon of easenthally all the cache on the circle. And you'll see that how early 1900 from almost all the RISC vendors; the initiations is there.

The programion in the future will be to continue this process to include a very large smooth of guida memory on the chip along with all of the rest of the central processing unit structure. When you're doing is alleviating bandwidth bottlemedict; you're assing the shillip of the processor to go in hands on the information it meads to do useful work. That's where the performance is coming from and why there small mechanics that can include mors of the hierarchy on the chip do better and grow faster in speed.

STRUCE UP THE SANDWITH — So the real secret behind RISC is bandwidth. If a manur of RISC design were on his deathbad and his prodigit soot cames to him (finally realizing that he'd beauty get the secret bafore Prof dies so that he can go this to business himself, and the old man

had only one word ish to impart all of his wisdom one his prodigal see, that one word would be "Bandwidth."

A consist of nature in computing is that it takes about 10 byes of information to do a typical operation, so as get a million instructions per second you have a have a bendwicht of about 10 megabytes per second between the electricion units and the memory hierarchy. If you look at surress RISC processors, their performance is very securitally predictable by the burdwidth of the chip boundaries. For stample, presently the highest bendwidth is the MDPS RISCOD which feather 8 bits of information across its boundary in a single cycle. If you looked at the Sun SPARC toplementation or the Intel BISC, it takes two cycles as gat 64 bits. And for real prop and that don't fix into small caches on the thip or that don't just work out of the regimer Gla, the performance is passny much proportional to those cycle courts.

GAPOSIS -- Now the thing that's holding the industry back is that the standard interfaces being provided by thip vendors have improved in bandwith interdibly showly relative to the underlying transium improvements.

Every three years for the last reverty years. DRAM density has improved by a factor of four — we've gone from one bilobis DRAM in 1971 to four me pabli DRAM in 1990. The bandwidth of a four me pabli DRAM is only about five times or great as the old 20 year old parts, and a great of a fector of 230 has operated up. There's no eachwised reasons for the mentacting pressures for comparibility between successive generations of chips.

However, that gap has gotten on pignale, and there are ruch signale commercial presures to those it, that finally new standards are baptening to energe that will close the gap and ease the pain of moving to non-compatible hardware. For example there is an IEEE working group called P1596 that has been perdefused in for over a year now by a number of companies — NP, Mourola, MD28, Sequent, Apple — to produce a new yearhold, MD28, Sequent, Apple — to produce a new standard which is based on extremely fast signaling technology — for hundred million want for per second, two bytes per structure as in this end on out link. So two bytes times a half a billion treatfers per second is a glashym per second of begrevicth in each of two directions across a fairly small number of wires.

In fact if you cook this kind of signalling technology and applied is to a 40-pin, surface-mount RAM package, you would extently close the gap. This is specifically garred would extend the control seemony model, so it's called the Scalable Coherent Interface. Because bendwith it expectally important for microproceases, high bandwidth standards are especially important for multiprocessors. This is a response to that need.

POWER SURGE — Now, based on this, I want to make a bunch of hardware predictions. First of all, I believe that over the next decodes, multiprocessors will dominate. We'll use product lines all based on microprocessors, but small machines will have one or two microprocessors in them, medicus—sized machines will have 10 microprocessors in them, and large machines will have handwade or sven thousands of microprocessors in them.

Also, because of the very high bandwidth required for these

July 31, 1989

Computer Letter

multiprocesses, we will see to shits per second (willions of his per second) of him dwith out-reduced to the point where they appear on distings. Present dealtop machine set less than a jig this per second of bandwidth. We're talking about as improvement of more than 1,000 times the perfection will be bendwidth available in a desirable at constant cost.

- Another phenomenon you'll see, as even the very fastest processor cun't take up more than 10% of a chip, is that processors will sure appearing on almost every kind of chip. Even face RAMS will have processors included on them. They will have programmable intelligence brittleded on them. Initially for oafte cap and dispressite purposes, but eventually for doing real compute work as well.
- of this is going to be the entirers, of course, We've already seen with RISC that, to very powerful versatile processor some into estimate, software ands up replacing functions that have historically been done with hardware, in RISC matchines you take on the microcode and put optimizing compilers in transact. You take not the hundwhed memory management unit and put in a programmable system to processor. In the hundwhy of the distribution out the protocol hardware and put in programmable interface processors in minimposes for configurations.
- The vast majority of the software will be written in high-level languages. Open systems will dominate. You will not see hew propriestry systems: large amounts of mode written in assembly will not said in the humar. The eld propriestry sychhactures will de brids over the coming years. And the priors when for new software is going to be smithprocesses transparency the ability to run ten just on different processors but different numbers of processors without puter entition.
- TRULIONS AME TRALIONS I balleve that is only 15 years we will see a million times improvement in price per formance. A \$10,000 workstation in the year 2005 will have a few hundred they in it, just like it has today. Those chips will not about the sense to manufacture at they do today succept that most of those chips will have not only a subrustrial amount of memory on them but also a proce most capable of a few billion op per second. And a few hundred chips times a gigs ops per chip in a willion op a sers up on a dealtrap for about \$10,000, as compared to body? §15 op in a repersonment for \$10 million. That is a million times improvement in price performance.
- And this will not require any tender-would advances. It won't require the memory technology to continue to acculerate oven so fast as it has hierarically during the last 2D years. For stample, this would be feasible with 12 mag styless of memory per thip. That only requires three step-ups, three quadrophings which would happen in this years at the present rate. And I'm stamming it will happen in 15 years; that a quite conservative.
- Also, the chip interfaces could just be the P1596 style interfaces, and with 32 meg thytes of memory on each only, there would be absquite bradwidth to connect to getter a few hundred like the. So nothing very explicit required for this to happen.
- EXOTICA On the other hand there's loss of headroom in the sechnology for exotic things to happen. For example,

opical interconnect is 8 factor of a million owny from us physical limits. It's incredibly primuses polary. Ordinary wishts light and flow has brequencies of about 1000 erabetts, or 1000 tertibus per second of potential bandwidth, and we presently use about a gigabis per second.

- There's as big a jump between what we do today and what could be done as there is between five and fusion. There's all this extrement about haisen but much less exacts activologies would make this jump accessible to the computer industry.
- ON WITH THE SHOW Now, who cares about all this improvement. What's the market going to do with it? Howcan the nurthe respond to it if there's no appeals for it? I think there's an insatiable apparate for improvements in this secheslope. Bandwidth is the important item, not may about or mips.
- Today, di julul andio is about the limit of what we can do programmably in a general purpose an increprocassor, sed it require a a couple megabin per second of bandwidth.


  We're be jiming now to talk about digital HOTV, and thut requires about a gigabit per second. Digital chema requires about a figabit per second. Digital chema requires about 10 times as much resolution as HOTV in each direction to be to good in inasping as digital andio is un the undio side. That's about 100 gigabin per second.
- If you sy to have 1000 people in a large room wearing starso when and sharing a 3-dimensional high resolution scales virsual environment that responds to changes in where they look and changes in an underlying model of the reality—it could be in a movie or it could be in a newle or it could be in a set of games simulation—booking a joint symbole reality, you need soother factor of 1000, or 100 terahin per second of best within.
- I predict that as the technology becomes available for the ten op workputdens, this kind of bandwidth is going to become extremely consellective and will become extremely consellective and will become everyday reality. These series will have digital citema and then symbotic reality. War games will be done this way not by destroying real equipment and bazarting lives.
- ALL YOU CAN EAY So there's hou and hou of mand for this bandwidth. In the end, bandwidth is going to be the valuable resource. Comparers are already outlining their initial role as calculating empires and their subsequent role as thinking machines. And I shak in the end their successfully most is guildont and socially most significant role will be at healing mortis. Because his to section be just installers mortis, a Because his to section be just installers mortis, a Because his to section to the more than the property of the more than a property of the section of th
- In conclusion, RISC is here to stay; there will be four more of it. The software that will be most elepidicars over the next few decades will be open systems with multiprocessor transparency. I believe that in 15 years we will see a million times improvement in price performance much less than the 30 years it took us to get where we are now—that handwidth will set the pace for this advance, and that the sectnology has loss of headmon. So, there's plenty of life beyond RISC, and the heat 10 years in high-performance comparing will be even more exciting than the firm 30. 8

Computer Letter

July 31, 1989

### Life Beyond RISC: The Next Thirty Years in High Performance Computing


John P. Moussouris



### The RISC Paradox

Just enough CPU beats too much How much is enough?

1970: >100,000 chip CRAY 1990: 1 chip RISC micro 2010: <0.1 chip CPU node





## Bandwidth


Bandwidth sets the pace

10 bytes / op

i.e. 10 Mbytes/sec per mip







MicroUnity Systems

### **Hardware Predictions**

Multiprocessors will dominate

Terabits/sec on the desktop

A processor in every chip - even RAM!

## Software Predictions

Software replaces hardware
Open systems dominate
MP Transparency

MicroUnity Systems

## WorkStation ca. 2005

A few hundred chips

X a few GigaOps per chip

1 TeraOp for <\$10,000

### Headroom

Information Capacity of a single Optical Fiber = 1000 Terabits/sec

MicroUnity Systems

## Appetite for Bandwidth

1.6 Mblts/sec 1 Gbit/sec

Digital Audio: Digital HDTV: Digital Cinema:

100 Gblts/sec

Synthetic Reality: 100 Tbits/sec

## Conclusions

RISC shall be fruitful and multiply
Open systems MP transparent
1,000,000 X in 15 years
Bandwidth sets the pace
Technology has lots of headroom

MicroUnity Systems

# MicroUnity

ultra high bandwidth digital systems



# (12) United States Patent

Farmwald et al.

(10) Patent No.:

US 6,452,863 B2

(45) Date of Patent:

\*Sep. 17, 2002

#### METHOD OF OPERATING A MEMORY DEVICE HAVING A VARLABLE DATA INPUT LENGTH

(75) Inventors: Michael Farmwald, Berkeley; Mark Horowitz, Palo Alto, both of CA (US)

(73) Assignee: Rambus Inc., Los Altos, CA (US)

(\*) Notice:

This patent issued on a continued prosecution application filed under 37 CFR 1.53(d), and is subject to the twenty year patent term provisions of 35 U.S.C. 154(a)(2).

Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 169 days.

This patent is subject to a terminal disclaimer.

(21) Appl. No.: 09/492,982

(22) Filed: Jan. 27, 2000

#### Related U.S. Application Data

Continuation of application No. 09/252,997, filed on Feb. Continuation of application No. 09/252,997, filed on Feb. 19, 1999, now Pat. No. 6,034,913, which is a continuation of application No. 09/196,199, filed on Nov. 20, 1998, now Pat. No. 6,038,195, which is a continuation of application No. 08/798,520, filed on Feb. 10, 1997, now Pat. No. 5,841,580, which is a division of application No. 08/448, 657, filed on May 24, 1995, now Pat. No. 5,638,334, which is a division of application No. 08/222,646, filed on Mar. 31, 1994, now Pat. No. 5,513,327, which is a continuation of application No. 07/954,945, filed on Sep. 30, 1992, now Pat. No. 5,319,755, which is a continuation of application No. No. 5,319,755, which is a continuation of application No. 07/510,898, filed on Apr. 18, 1990, now abandoned.

(51) Int. Cl.<sup>7</sup> ...... G11C 8/00

365/238.5; 39/189.01

#### References Cited (56)

#### U.S. PATENT DOCUMENTS

3,691,534 A	9/1972	Veradi et al 365/78
3,771,145 A	11/1973	Wiener 365/240
3,882,470 A	5/1975	Hunter 365/200

(List continued on next page.)

#### FOREIGN PATENT DOCUMENTS

EP	0 246 767	4/1987
EP	0 276 871	1/1988
EP	0282735	9/1988

(List continued on next page.)

#### OTHER PUBLICATIONS

M. Bazes et. al., "A Programmable NMOS DRAM Controller for Microcomputer Systems with Dual-Port Memory and Error Checking and Correction", IEEE Journal of Solid State Circuits, vol. 18 No. 2, pp. 164-172 (Apr. 1983). A. Agarwal, "An Evaluation of Directory Schemes for Cache Coherence", IEEE document pp. 280-289 (1988). D. Kawley, "Superfast Bus Supports Superfast Transactions", High Performance Systems, pp. 90-94 (Sep. 89).

(List continued on next page.)


Primary F.xaminer-Tan T. Nguyen (74) Attorney, Agent, or Firm-Neil A. Steinberg

#### **ABSTRACT**

A method of controlling a memory device, wherein the memory device includes a plurality of memory cells. The method includes providing first block size information to the memory device, wherein the first block size information defines a first amount of data to be input by the memory device in response to a write request. The method further includes issuing a write request to the memory device, wherein in response to the write request the memory device: inputs the first amount of data corresponding to the first block size information.

#### 35 Claims, 14 Drawing Sheets

#### **REGULAR ACCESS**



- G-92,- .7.29

U.S. PATI	ENT DUCUMENTS		Joshi et al 711/100
			Yamaguchi et al 365/189.02
	977 Kerllenevich et al 710/61		Kawai et al 365/194
	977 Hendrie et al 710/129	4,954,987 A 9/1990	
	978 Saran 341/63	4,975,872 A 12/1990	7aiki
	978 Kotok et al 711/168	4,979,145 A 12/1990	
	980 Ward 365/189.02	5,009,481 A 4/1991	<u>.</u>
	980 Shah et al 710/128	5,016,226 A 5/1991	
	980 St. Clair 713/500	5,018,111 A 5/1991	
	1982 Redwine et al 365/221		Leaby et al 710/105
	1982 Hotta et al 365/194	5,034,964 A 7/1991	
	1983 Penzel 365/236	5,036,495 A 7/1991	
	1984 Milligan ct al 710/6		Tsuchiya 710/113
	1984 Nishiguchi 365/194	-,	Hara et al
	1984 Ohgishi et al 455/182.01		Hashimoto et al 365/230.09
	1984 Janson et al		Fung et al 365/230.08
4,509,142 A 4/1	1985 Childers 364/900		Kamiya et al 395/425
	1985 Ziv et al		Oliboni et al
	1985 Hirota et al		Hisada et al
	1986 Magerl 370/509		Aria et al
	1986 Fujishima et al 365/189.05		White et al 345/550
	1986 Billy 370/503		Ogura
	1986 Shida et al	-,-	Harlin et al 345/425
	1986 Tulpula et al		Harlin et al 345/519
	1986 Cameron	5,175,835 A 12/1992	
	1986 Hayne et al		lyer 711/167
	1987 Riso et al 375/356		lyer 710/117
	1987 Novak et al		Lee 365/233
	1987 Morimoto et al		Aichelmann, Jr. et al 711/165
.,	1987 Kumanoya et al 365/189.08 1987 Tam 365/239		Bowater et al
	1987 Janucci 365/194		Grover
	1987 James 364/200		Farmwald et al: 365/233
	1988 Katznelson	6,034,918 A * 3/2000	Parliwaid et al 505/255
· · · · · · · · · · · · · · · · · · ·	1988 Hag et al		
	1988 Horiguchi et al	FOREIGN PATE	NT DOCUMENTS
	1988 Collins 711/105	EP 0 334 552	3/1989
and the same of th	1988 Drewlo 359/121	EP 0218523	5/1989
	1988 Wang et al 365/233	EP 0449052	3/1990
	1988 Glier	EP: 0424774	5/1991
	1988 Bomba et al 364/200	JP S56-82961	7/1981
	1988 Fischer 710/114	JP S57-14922	1/1982
	1988 Bajwa	JP Sho 60-80193	5/1983
	1988 Nakano et al 365/193	JP SHO 58-192154	11/1983
	1988 Roberts 365/189.02	JP Sha 60-55459	3/1985
	1989 Scales, III et al 365/230.08	JP S61-72350	4/1986
	1989 Kelly 711/5	JP SHO 61-107453	5/1986
	1989 Pinkham et al 365/189.05	JP SHO 61-160556	10/1986
., ,	1989 Christopher et al 365/230.03	JP SHO 62-16289	. 1/1987
	1989 Baji et all 348/720	JP 62-51509	3/1987
4,825,416 A 4/	1989 Tam et al 365/194	JP SHO 63-34795	2/1988
	1989 Collins et al 709/214	JP SHO 63-91766	4/1988
	1989 Nicely et al 710/35	JP \$63-142445	6/1988
	1989 Aichelmann, Jr. et al 364/900	JP B63-46864	9/1988
4,845,670 A 7/	1989 Nishimoto et al 365/78	JP \$64-29951	1/1989
	1989 Chappell et al 365/189.02	WO WO 89/12936	12/1989
	1989 Chomel et al 370/438		
4,851,990 A 7/	1989 Johnson et al 710/100	OTHER PU	BLICATIONS
4,870,562 A 9/	1989 Kimoto et al 364/200	O I I E R I C	. Deleta long
4,870,622 A 9/	1989 Aria et al 365/230.02	17 1 17 18 19 19 19 19 19 19 19 19 19 19 19 19 19	- 16Mb DD AM with a 10 mg
	1989 Kowshik et al 365/189.12	H. L. Kaller et al., "A 50-1	ns 16Mb DRAM with a 10-ns
	1989 Matsumoto		C", IEEE Journal of Solid State
4,876,670 A 10/	1989 Nakahayashi et al 365/189.12	Circuits, vol. 25 No. 5, pp.	1118–1128 (Oct. 1990).
4,878,166 A 10/	1989 Johnson et al 710/127	C Watersha at al HANI	Every march 16 Mbit CMOS
	1989 Ohno et al 365/206		Experimental 16-Mbit CMOS
	1990 lijima 365/189.01		Iz scrial READ/WRITE Mode",
4,891,791 A 1/	1000 Harald at al. 321/25	IEEE Journal of Solid Stat	e Circuits, vol. 24 No. 3, pp.
4,891,791 A 1/ 4,901,036 A 2/	1990 Herold et al 331/25		
4,891,791 A 1/ 4,901,036 A 2/	1990 Pogue et al 364/200	763-770 (Jun. 1982).	
4,891,791 A 1/ 4,901,036 A 2/ 4,920,483 A 4/ 4,926,385 A 5/	1990 Pogue et al 364/200 1990 Fujishima et al 365/230.03	·	vachronous Packet Switching
4,891,791 A 1/ 4,901,036 A 2/ 4,920,483 A 4/ 4,926,385 A 5/ 4,928,265 A 5/	1990 Pogue et al	T.L. Jeremiah et. al., "S	ynchronous Packet Switching
4,891,791 A 1/ 4,901,036 A 2/ 4,920,483 A 4/ 4,926,385 A 5/ 4,928,265 A 5/ 4,937,734 A 6/	1990 Pogue et al.       364/200         1990 Fujishima et al.       365/230.03         1990 Beighe et al.       365/189.01         1990 Bechtolsheim       711/202	T.L. Jeremiah et. al., "S Memory and I/O Channel,"	IBM Tech. Disc. Bul., vol. 24,
4,891,791 A 1/ 4,901,036 A 2/ 4,920,483 A 4/ 4,926,385 A 5/ 4,928,265 A 5/ 4,937,734 A 6/	1990 Pogue et al	T.L. Jeremiah et. al., "S	IBM Tech. Disc. Bul., vol. 24,

L. R. Metzeger, "A 16K CMOS PROM with Polysiticon Fusible Links", IEEE Journal of Solid State Circuits, vol. 18 No. 5, pp. 562-567 (Oct. 1983).

A. Yuen et. al., "A 32K ASIC Synchronous RAM Using a Two-Transistor Basic Cell", IEEE Journal of Solid State Circuits, vol.24 No. 1, pp. 57-61 (Feb. 1989).

D.T. Wong et. al., "An 11-ns 8Kx18 CMOS Static RAM with 0.5µm Devices", IEEE Journal of Solid State Circuits, vol. 23 No. 5, pp. 1095-1103 (Oct. 1988).

T. Williams et. al., "An Experimental 1-Mbit CMOS SRAM with Configurable Organization and Operation", IEEE Journal of Solid State Circuits, vol. 23 No. 5, pp. 1085-1094 (Oct. 1988).

D. Jones, "Synchronous static ram", Electronics and Wireless World, vol. 93, No. 1622, pp. 1234–1244 (Dec. 87). F. Miller et. al., "High Frequency System Operation Using Synchronous SRAMS", Midcon/87 Conference Record, pp. 430–432 Chicago, IL, USA; Sep. 15-17, 1987.

K. Ohia, "A 1-Mbit DRAM with 33-MHz Serial I/O Ports", IEEE Journal of Solid State Circuits, vol. 21 No. 5, pp. 649-654 (Oct. 1986).

K. Nogami et. al., "A 9-ns HIT-Delay 32-kbyte Cache Macro for High-Speed RISC", IEEE Journal of Solid State Circuits, vol. 25 No. 1, pp. 100-108 (Feb. 1990).

F. Towler et. al., "A 128k 6.5ns Access/5ns Cycle CMOS ECL Static RAM", 1989 IEEE international Solid State Circuits Conference, (Feb. 1989).

M. Kimoto, "A 1.4ns/64kb RAM with 85ps/3680 Logic Gate Array", 1989 IEEE Custom Integrated Circuits Conference.

D. Wendell et. al. "A 3.5ns, 2Kx9 Self Timed SRAM", 1990 IEEE Symposium on VLSI Circuits (Feb. 1990).

R. Schmid, "A memory Control Chip fo Formatting Data into Blocks Suitable for Video Applications", IEEE Transactions on Circuits and Systems, vol. 36, No. 10 (Oct. 1989). D. K. Morgan "The CVAX CMCTL—A CMOS Memory Controller Chip", Digital Technical Journal, No. 7 (Aug. 1988).

T.C. Poon et. al., "A CMOS DRAM--Controller Chip Implementation", IEEE Journal of Solid State Circuits, vol. 22 No. 3, pp. 491-494 (Jun. 1987).

K. Numata et. al. "New Nibbled-Page Architecture for High Density DRAM's", IEEE Journal of Solid State Circuits, vol. 24 No. 4, pp. 900-904 (Aug. 1989).

E.H. Frank "The SBUS: Sun's High Performance System Bus for RISC Workstations" Sun Microsystems Inc. 1990. Watanabe, T.; "Session XIX: High Density SRAMS"; IEEE International Solid State Circuits Conference pp. 266–267 (1987).

Ohno, C.; "Self-Timed RAM: STRAM"; Fujitsu Sci. Techl., 24, 4, pp. 293-300 (Dec. 1988).

"Fast Packet Bus for Microprocessor Systems with Caches", IBM Technical Disclosure Bulletin, pp. 279-282 (Jan. 1989).

Gustavson, D. "Scalable Coherent Interface"; Invited Paper, COMPCON Spring '89, San Francisco, CA; IEEE, pp. 536-538 (Feb. 27-Mar. 3, 1989).

James, D.; "Scalable I/O Architecture for Busses"; IEEE, pp. 539-544 (Apr. 1989).

European Search Report for EPO Patent Application No. 00

European Search Report for EPO Patent Application No. 89 30 2613.

Z. Amitai, "New System Architectures for DRAM Control and Error Correction", Monolithic Memories Inc., Electro/87 and Mini/Mico Northeast: Focusing on the OEM Conference Record, pp. 1132, 4/31-3, (Apr. 1987).

N. Siddique, "100-MHz DRAM Controller Sparks Multiprocessor Designs", Electronic Design, pp. 138-141, (Sep.

1986).

H. Kuriyama et al., "A 4-Mbit CMOS SRAM with 8-NS Serial Access Time", IEEE Symposium On VLSI Circuits Digest Of Technical Papers, pp. 51-52, (Jun. 1990).

J. Chun et al., "A 1.20s GaAs 4K Read Only Memory", IEEE Gallium Arsenide Integrated Circuit Symposium Technical Digest, pp. 83-86, (Nov. 1988).

Technical Digest, pp. 83-86, (Nov. 1988).

A. Fielder et al., "A 3 NS 1K X 4 Static Self-Timed GaAs RAM", IEEE Gallium Arsenide Integrated Circuit Symposium Technical Digest, pp. 67-70, (Nov. 1988).

JEDEC Standard No. 21C.

Takasugi, A. et al., "A Data-Transfer Architecture for Fast Multi-Bit Serial Acess Mode DRAM," 11th European Solid State Circuits Conference, Toulouse, France pp. 161-165 (Sep. 1985).

Amitai, Z., "Burst Mode Memories Improve Cache Design," WESCON/90 Conference Record, pp. 279–282 (Nov. 1990).

Ikeda, Hiroaki et al., "100 MHz Serial Acess Architecture for 4Md Field Memory," Symposium of VLSI Circuits, Digest of Technical Papers, pp. 11-12 (Jun. 1990).

Schmitt-Landsiedel, Doris, "Pipeline Architecture for Fast CMOS Buffer RAMs," IEEE Journal of Solid-State Circuits, vol. 25, No. 3, pp. 741-747 (Jun. 1990).

Horowitz et al., "MIPS-X: A 20-MIPS Peak 32-Bit Microprocessor with ON-Chip Cache", IEEE J. Solid State Circuits, vol. SC-22, No. 5, pp. 790-798 (Oct. 1987).

Robert J. Lodi et al., "Chip and System Characteristics of a 2048-Bit MNOS-BORAM LSI Circuit," 1976 IEEE International Solid-State Circuits Conference (Feb. 18, 1976). Whiteside, Frank, "A Dual-Port 65ns 64K×4 DRAM with a 50MHz Serial Output,"IEEE International Solid-State Circuits Conference Digest (Feb. 1986).

Pinkham, Raymond, "A High Speed Dual Port Memory with Simultaneous Serial and Random Mode Access for Video Applications," IEEE Journal of Solid-State Circuits, vol. SC-19, No. 6, pp. 999-1007 (Dec. 1984).

-Ishimoto, S. et.al., "a\_256V Dual Port Memory," ISSCC Digest of Technical Papers, pp. 38-39 (Feb. 1985).

lubal, Mohammad Shakaib, "Internally Timed RAMs Build Fast Writable Control Stores," Electronic Design, pp. 93-96 (Aug. 25, 1988).

Schnaitter, William M. et al., "A 0.5-GHz CMOS Digital RF Memory Chip," IEEE Journal of Solid-State Circuits, vol. SC-21, No. 5, pp. 720-726 (Oct. 1986).

Bursky, Dave, "Advanced Self-Timed SRAM Pares Access Time to 5 ns," Electronic Design, pp. 145-147 (Feb. 22, 1990).

Tomoji Takada et al., "A Video Codec LSI for High-Definition TV Systems with One-Transistor DRAM Line Memories," IEEE Journal of Solid-State Circuits, vol. 24, No. 6, pp. 1656-1659 (Dec. 1989).

Robert J. Lodi et al., "MNOS-BORAM Memory Characteristics," IEEE Journal of Solid-State Circuits, vol. SC-11, No. 5, pp. 622-631 (Oct. 1976).

Gregory Uvieghara et al., "an On-Chip Smart Memory for a Data-Flow CPU," IEEE Journal of Solid-State Circuits, vol. 25, No. 1, pp. 84-89 (Feb. 1990).

Ray Pinkham et al., "A 128Kx8 70-MHz Multiport Video RAM with Auto Register Reload and 8x4 WRITE Feature," IEEE Journal of Solid State Circuits, vol. 23, No. 3, pp. 1133-1139 (Oct. 1988).

Hans-Jurgen Mattausch et al., "a Memory-Based High-Speed Digital Delay Line with a Large Adjustable Length," IEEE Journal of Solid-State Circuits, vol. 23, No. 1, pp. 105-110 (Feb. 1988).

Kanopoulos, Nick and Jill H. Hallenbeck, "A First-In, First-Out Memory for Signal Processing Applications," IEEE Transactions on Circuits and Systems, vol. CAS-33, No. 5, pp. 556-558 (May 1986).

Pelgrom et al., "A 32-kbit Variable-Length Shift Register for Digital Audio Application", IEEE Journal of Solid-State Circuits, vol. sc-22, No. 3, Jun. 1987, pp. 415-422.

Grover et al., "Precision Time-Transfer in Transport Networks Using Digital Crossconnect Systems", IEEE Paper 47.2 Globecom, 1988, pp 1544-1548.

Gustavson et al., "The Scalable Interface Project (Superbus)" (DRAFT), SCI-22 Aug 88-duc1 pp. 1-16, Aug. 22, 1988.

Knut Alnes, "SCI: A Proposal for SCI Operation", SCI-10Nov88-doc23, Norsk Data, Oslo, Norway, pp. 1-12, Nov. 10, 1988.

Knut Alnes, "SCI: A Proposal for SCI Operation", SCI-6Jan89-doc31, Norsk Data, Oslo, Norway, pp. 1-24, Jan. 6, 1989.

Bakka et al., "SCI: Logical Level Proposals", SCI-6Jan89-doc32, Norsk Data, Oslo, Norway, pp. 1-20, Jan. 6, 1989.

Knut Alnes, "Scalable Coherent Interface", SCI-Feb89-doc52, (To appear in Eurobus Conference Proceedings May 1989) pp. 1-8.

Boysel et al., "Four-Phase LSI Logic Offers New Approach to Computer Designer", Four-Phase Systems Inc. Cupertino, CA, Computer Design, Apr. 1970, pp. 141-146.

Boysel et al., "Random Access MOS Memory Packs More Bits To The Chip", Electronics, Feb. 16, 1970, pp. 109-146.

Hansen et al., "A RISC Microprocessor with Integral MMU and Cache Interface", MIPS Computer Systems, Sunnyvale, CA, IEEE 1986 pp. 145-148.

Moussouris et al., "A CMOS Processor with Integrated Systems Functions", MIPS Computer Systems, Sunnyvale, CA, IEEE 1986 pp. 126-130.

"LR2000 High Performance RISC Microprocessor Preliminary" LSI Logic Corp. 1988, pp. 1-15.

"LR2010 Floating Point Accelerator Preliminary" LSI Logic Corp. 1988, pp. 1-20.


"High Speed CMOS Databook", Integrated Device Technology Inc. Santa Clara, CA, 1988 pp. 9-1 to 9-14.


Riordan T. "MIPS R2000 Processor Interface 78-00005(C)", MIPS Computer Systems, Sunnyvale, CA, Jun. 30, 1987, pp. 1-83.

Moussouris, J. "The Advanced Systems Outlook-Life Beyond RISC: The next 30 years in high-performance computing", Computer Letter, Jul. 31, 1989 (an edited excerpt from an address at the fourth annual conference on the Advanced Systems Outlook, in San Francisco, CA (Jun. 5)).


\* cited by examiner









Sep. 17, 2002




#### REJECT (NACK) CONTROL PACKET




## FIG\_5





## FIG\_6





# FIG\_7A



















Sep. 17, 2002












## F16\_15



#### METHOD OF OPERATING A MEMORY DEVICE HAVING A VARIABLE DATA INPUT LENGTH

This application is a continuation of application Ser. No. 09/252,997 now U.S. Pat. No. 6,034,918, which is a continuation of application Ser. No. 09/196,199, filed on Nov. 20, 1998 now U.S. Pat. No. 5,038,195, which is a continuation of application Ser. No. 08/79£,520, filed on Feb. 10, 1997 (now U.S. Pat. No. 5,841,580); which is a division of application Ser. No. 08/448,657, filed May 24, 1995 (now U.S. Pat. No. 5,638,334); which is a division of application Ser. No. 08/222,646, filed on Mar. 31, 1994 (now U.S. Pat. No. 5,513,327); which is a continuation of application Ser. No. 07/954,945, filed on Sep. 30, 1992 (now U.S. Pat. No. 5,319,755); which is a continuation of application Ser. No. 07/510,898, filed on Apr. 18, 1990 (now abandoned).

#### FIELD OF THE INVENTION

An integrated circuit bus interface for computer and video systems is described which allows high speed transfer of blocks of data, particularly to and from memory devices, with reduced power consumption and increased system reliability. A new method of physically implementing the bus architecture is also described.

#### BACKGROUND OF THE INVENTION

Semiconductor computer memories have traditionally been designed and structured to use one memory device for each bit, or small group of bits, of any individual computer word, where the word size is governed by the choice of computer. Typical word sizes range from 4 to 64 bits. Each memory device typically is connected in parallel to a series of address lines and connected to one of a series of data lines. When the computer seeks to read from or write to a specific memory location, an address is put on the address lines and some or all of the memory devices are activated using a separate device select line for each needed device. One or more devices may be connected to each data line but typically only a small number of data lines are connected to a single memory device. Thus data line 0 in connected to device(s) 0, data line 1 is connected to device(s) 1, and so on.

Data is thus accessed or provided in parallel for each memory read or write operation. For the system to operate properly, every single memory bit in every memory device must operate dependably and correctly.

To understand the concept of the present invention, it is helpful to review the architecture of conventional memory devices. Internal to nearly all types of memory devices 50 (including the most widely used Dynamic Random Access Memory (DRAM), Static RAM (SRAM) and Read Only Memory (ROM) devices), a large number of bits are accessed in parallel each time the system carries out a memory access cycle. However, only a small percentage of accessed bits which are available internally each time the memory device is cycled ever make it across the device boundary to the external world.

Referring to FIG. 1, all modern DRAM, SRAM and ROM designs have internal architectures with row (word) lines 5 60 and column (bit) lines 6 to allow the memory cells to tile a two dimensional area 1. One bit of data is stored at the intersection of each word and bit line. When a particular word line Is enabled, all of the corresponding data bits are transferred onto the bit lines. Some prior art DRAMs take 65 advantage of this organization to reduce the number of pins needed to transmit the address. The address of a given

memory cell is split into two addresses, row and column, each of which can be Multiplexed over a bus only half as wide as the memory cell address of the prior art would have required.

#### COMPARISON WITH PRIOR ART

Prior art memory systems have attempted to solve the problem of high speed access to memory with limited success.

U.S. Pat. No. 3,821,715 (Hoff et. al.), was issued to Intel Corporation for the earliest 4-bit microprocessor. That patent describes a bus connecting a single central processing unit (CPU) with multiple RAMs and ROMs. That bus multiplexes addresses and data over a 4-bit wide bus and uses point-to-point control signals to select particular RAMs or ROMs. The access time is fixed and only a single processing element is permitted. There is no block-mode type of operation, and most important, not all of the interface signals between the devices are bused (the ROM and RAM control lines and the RAM select lines are point-to-point).

In U.S. Pat. No. 4,315,308 (Jackson), a bus connecting a single CPU to a bus interface unit is described.

The invention uses multiplexed address, data, and control information over a single 16-bit wide bus. Block-mode operations are defined, with the length of the block sent as part of the control sequence. In addition, variable access-time operations using a "stretch" cycle signal are provided. There are no multiple processing elements and no capability of for multiple outstanding requests, and again, not all of the interface signals are bused.

In U.S. Pat. No. 4,449,207 (Kung, et. al.), a DRAM is described which multiplexes address and data on an internal bus. The external interface to this DRAM is conventional, with separate control, address and data connections.

In U.S. Pat. Nos. 4,764,846 and 4,706,166 (Go), a 3-D package arrangement of stacked die with connections along a single edge is described. Such packages are difficult to use because of the point-to-point wiring required to interconnect conventional memory devices with processing elements. Both patents describe complex schemes for solving these problems. No attempt is made to solve the problem by changing the interface.

In U.S. Pat. No. 3,969,706 (Proebsting, et. al.), the current state-of-the-art DRAM interface is described. The address is two-way multiplexed; and there are separate pins for data and control (RAS, CAS, WE, CS). The number of pins grows with the size of the DRAM, and many of the connections must be made point-to-point in a memory system using such DRAMs.

There are many backplane buses described in the prior art, but not in the combination described or having the features of this invention. Many backplane buses multiplex addresses and data on a single bus (e.g., the NU bus). ELXSI and others have implemented split-transaction buses (U.S. Pat. Nos. 4,595,923 and 4,481,625 (Roberts)). ELXSI has also implemented a relatively low-voltage-swing current-mode ECL driver (approximately 1 V Swing). Address-space registers are implemented on most backplane buses, as is some form of block mode operation.

Nearly all modern backplane buses implement some type of arbitration scheme, but the arbitration scheme used in this invention differs from each of these. U.S. Pat. No. 4,837,682 (Culler), U.S. Pat. No. 4,818,985 (Ikeda), U.S. Pat. No. 4,779,089 (Theus) and U.S. Pat. No. 4,745,548 (Blabut) describe prior art schemes. All involve either log N extra

signals, (Theus, Blahut), where N is the number of potential bus requestors, or additional delay to get control of the bus (Ikeda, Culler). None of the buses described in patents or other literature use only bused connections. All contain some point-to-point connections on the backplane. None of the other aspects of this invention such as power reduction by fetching each data block from a single device or compact and low-cost 3-D packaging even apply to backplane buses.

The clocking scheme used in this invention has not been used before and in fact would be difficult to implement in backplane buses due to the signal degradation caused by connector stubs. U.S. Pat. No. 4,247,917 (Heller) describes a clocking scheme using two clock lines, but relies on ramp-shaped clock signals in contrast to the normal rise-time signals used in the present invention.

The new bus is used to connect elements memory, peripheral, switch and processing units. In the system of this invention, DRAMs and other receive address and control information over the transmit or receive requested data over the same memory device contains only a single bus interfaction. The new bus is used to connect elements memory, peripheral, switch and processing units. In the system of this invention, DRAMs and other receive address and control information over the transmit or receive requested data over the same memory device contains only a single bus interfaction.

In U.S. Pat. No. 4,646,270 (Vcss), a video RAM is described which implements a parallel-load, scrial-out shift register on the output of a DRAM. This generally allows greatly improved bandwidth (and has been extended to 2, 4 and greater width shift-out paths.) The rest of the interfaces to the DRAM (RAS, CAS, multiplexed address, etc.) remain the same as for conventional DRAMS.

One object of the present invention is to use a new bus interface built into semiconductor devices to support high-speed access to large blocks of data from a single memory device by an external user of the data, such as a microprocessor, in an efficient and cost-effective manner.

Another object of this invention is to provide a clocking scheme to permit high speed clock signals to be sent along 30 the bus with minimal clock skew between devices.

Another object of this invention is to allow mapping out defective memory devices or portions of memory devices.

Another object of this invention is to provide a method for distinguishing otherwise identical devices by assigning a 35 output signals. unique identifier to each device.

High bus ba

Yet another object of this invention is to provide a method for transferring address, data and control information over a relatively narrow bus and to provide a method of bus arbitration when multiple devices seek to use the bus simultaneously.

Another object of this invention is to provide a method of distributing a high-speed memory cache within the DRAM chips of a memory system which is much more effective than previous cache methods.

- Another object of this invention is to provide devices, especially DRAMs, suitable for use with the bus architecture of the invention.

#### SUMMARY OF INVENTION

The present invention includes a memory subsystem comprising at least two semiconductor devices, including at least one memory device, connected in parallel to a bus, where the bus includes a plurality of bus lines for carrying substantially all address, data and control information needed by said memory devices, where the control information includes device-select information and the bus has substantially fewer bus lines than the number of bits in a single address, and the bus carries device-select information without the need for separate device-select lines connected directly to individual devices.

Referring to FIG. 2, a standard DRAM 13, 14, ROM (or SRAM) 12, microprocessor CPU 11, I/O device, disk controller or other special purpose device such as a high speed switch is modified to use a wholly bus-based interface rather than the prior art combination of point-to-point and bus-

based wiring used with conventional versions of these devices. The new bus includes clock signals, power and multiplexed address, data and control signals. In a preferred implementation, 8 bus data lines and an AddressValid bus line carry address, data and control information for memory addresses up to 40 bits wide. Persons skilled in the art will recognize that 16 bus data lines or other numbers of bus data lines can be used to implement the teaching of this invention. The new bus is used to connect elements such as memory, peripheral, switch and processing units.

In the system of this invention, DRAMs and other devices receive address and control information over the bus and transmit or receive requested data over the same bus. Each memory device contains only a single bus interface with no other signal pins. Other devices that may be included in the system can connect to the bus and other non-bus lines, such as input/output lines. The bus supports large data block transfers and split transactions to allow a user to achieve high bus utilization. This ability to rapidly read or write a large block of data to one single device at a time is an important advantage of this invention.

The DRAMs that connect to this bus differ from conventional DRAMs in a number of ways. Registers are provided which may store control information, device identification, device-type and other information appropriate for the chip such as the address range for each independent portion of the device. New bus interface circuits must be added and the internals of prior art DRAM devices need to be modified so they can provide and accept data to and from the bus at the peak data rate of the bus. This requires changes to the column access circuitry in the DRAM, with only a minimal increase in die size. A circuit is provided to generate a low skew internal device clock for devices on the bus, and other circuits provide for demultiplexing input and multiplexing output signals.

High bus bandwidth is achieved by running the bus at a very high clock rate (hundreds of MHz). This high clock rate is made possible by the constrained environment of the bus. The bus lines are controlled-impedance, doubly-terminated lines. For a data rate of 500 MHz, the maximum bus propagation time is less than 1 ns (the physical bus length is about 10 cm). In addition, because of the packaging used, the pitch of the pins can be very close to the pitch of the pads. The loading on the bus resulting from the individual devices is very small. In a preferred implementation, this generally allows stub capacitances of 1-2 pr and inductances of 0.5-2 nH. Each device 15, 16, 17, shown in FIG. 3, only has pins on one side and these pins connect directly to the bus 18. A transceiver device 19 can be included to interface multiple units to a higher order bus through pins 20.

A primary result of the architecture of this invention is to increase the bandwidth of DRAM access. The invention also reduces manufacturing and production costs, power consumption, and increases packing density and system reliability.

#### BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a diagram which illustrates the basic 2-D organization of memory devices.

FIG. 2 is a schematic block diagram which illustrates the parallel connection of all bus lines and the serial Reset line to each device in the system.

FIG. 3 is a perspective view of a system of the invention which illustrates the 3-D packaging of semiconductor devices on the primary bus.

FIG. 4 shows the format of a request packet.

FIG. 5 shows the format of a retry response from a slave. FIG. 6 shows the bus cycles after a request packet collision occurs on the bus and how arbitration is handled.

FIGS. 7a and 7b show the timing whereby signals from two devices can overlap temporarily and drive the bus at the same time.

FIGS. 8a and 8b show the connection and timing between bus clocks and devices on the bus.

can be used to connect a number of bus units to a transceiver

FIG. 10 is a block and schematic diagram of input/output circuitry used to connect devices to the bus.

FIG. 11 is a schematic diagram of a clocked sense- 15 amplifier used as a bus input receiver.

FIG. 12 is a block diagram showing how the internal device clock is generated from two bus clock signals using a set of adjustable delay lines.

FIG. 13 is a timing diagram showing the relationship of 20 signals in the block diagram of FIG. 12.

FIG. 14 is a timing diagram of a preferred means of implementing the reset procedure of this invention.

FIG. 15 is a diagram illustrating the general organization 25 of a 4 Mbit DRAM divided into 8 subarrays.

#### DETAILED DESCRIPTION

The present invention is designed to provide a high speed, multiplexed bus for communication between processing 30 devices and memory devices and to provide devices adapted for use in the bus system. The invention can also be used to connect processing devices and other devices, such as I/O interfaces or disk controllers, with or without memory devices on the bus. The bus consists of a relatively small 35 number of lines connected in parallel to each device on the bus. The bus carries substantially all address, data and control information needed by devices for communication with other devices on the bus. In many systems using the present invention, the bus carries almost every signal between every device in the entire system. There is no need for separate device-select lines since device-select information for each device on the bus is carried over the bus. There is no need for separate address and data lines because address and data information can be sent over the same lines. Using the organization described herein, very large addresses (40 bits in the preferred implementation) and large data blocks (1024 bytes) can be sent over a small number of bus lines (8 plus one control line in the preferred implementation).

Virtually all of the signals needed by a computer system can be sent over the bus. Persons skilled in the art recognize that certain devices, such as CPUs, may be connected to other signal lines and possibly to independent buses, for example a bus to an independent cache memory, in addition to the bus of this invention. Certain devices, for example cross-point switches, could be connected to multiple, independent buses of this invention. In the preferred implementation, memory devices are provided that have no connections other than the bus connections described herein 60 and CPUs are provided that use the bus of this invention as the principal, if not exclusive, connection to memory and to other devices on the bus.

All modern DRAM, SRAM and ROM designs have internal architectures with row (word) and column (bit) lines 65 to efficiently tile a 2-D area. Referring to FIG. 1, one bit of data is stored at the intersection of each word line 5 and bit

line 6. When a particular word line is enabled, all of the corresponding data bits are transferred onto the bit lines. This data, about 4000 bits at a time in a 4 MBit DRAM, is then loaded into column sense amplifiers 3 and held for use by the I/O circuits.

In the invention presented here, the data from the sense amplifiers is enabled 32 bits at a time onto an internal device bus running at approximately 125 MIIz. This internal device bus moves the data to the periphery of the devices where the FIG. 9 is a perspective view showing how transceivers 10 data is multiplexed into an 8-bit wide external bus interface, running at approximately 500 MHz.

The hus architecture of this invention connects master or bus controller devices, such as CPUs, Direct Memory Access devices (DMAs) or Floating Point Units (FPUs), and slave devices, such as DRAM, SRAM or ROM memory devices. A slave device responds to control signals; a master sends control signals. Persons skilled in the art realize that some devices may behave as both master and slave at various times, depending on the mode of operation and the state of the system. For example, a memory device will typically have only slave functions, while a DMA controller, dish controller or CPU may include both slave and master functions. Many other semiconductor devices, including I/O devices, disk controllers, or other special purpose devices such as high speed switches can be modified for use with the bus of this invention.

Each semiconductor device contains a set of internal registers, preserably including a device identification (device ID) register, a device-type descriptor register, control registers and other registers containing other information relevant to that type of device. In a preferred implementation, semiconductor devices connected to the bus contain registers which specify the memory addresses contained within that device and access-time registers which store a set of one or more delay times at which the device can or should be available to send or receive data.

Most of these registers can be modified and preferably are set as part of an initialization sequence that occurs when the system is powered up or reset. During the initialization sequence each device on the bus is assigned a unique device ID number, which is stored in the device ID register. A bus master can then use these device ID numbers to access and set appropriate registers in other devices, including accesstime registers, control registers, and memory registers, to: configure the system. Each slave may have one or several access-time registers (four in a preferred embodiment). In a preferred embodiment, one access-time register in each slave is permanently or semi-permanently programmed with a fixed value to facilitate certain control functions. A preferred implementation of an initialization sequence is described below in more detail.

All information sent between master devices and slave devices is sent over the external bus, which, for example, may be 8 bits wide. This is accomplished by defining a protocol whereby a master device, such as a microprocessor, seizes exclusive control of the external bus (i.e., becomes the bus master) and initiates a bus transaction by sending a request packet (a sequence of bytes comprising address and control information) to one or more slave devices on the bus. An address can consist of 16 to 40 or more bits according to the teachings of this invention. Each slave on the bus must decode the request packet to see if that slave needs to respond to the packet. The slave that the packet is directed to must then begin any internal processes needed to carry out the requested bus transaction at the requested time. The requesting master may also need to transact certain internal

8

processes before the bus transaction begins. After a specified access time the slave(s) respond by returning one or more bytes (8 bits) of data or by storing information made available from the bus. More than one access time can be provided to allow different types of responses to occur at 5 different times.

A request packet and the corresponding bus access are separated by a selected number of bus cycles, allowing the bus to be used in the intervening bus cycles by the same or other masters for additional-requests or brief bus accesses.

Thus multiple, independent accesses are permitted, allowing maximum utilization of the bus for transfer of short blocks of data. Transfers of long blocks of data use the bus efficiently even without overlap because the overhead due to bus address, control and access times is small compared to 15 Bus the total time to request and transfer the block.

Tovice Address Mapping

Another unique aspect of this invention is that each memory device is a complete, independent memory subsystem with all the functionality of a prior art memory board in a conventional backplane-bus computer system. Individual memory devices may contain a single memory section or may be subdivided into more than one discrete memory section. Memory devices preferably include memory address registers for each discrete memory section. 25 A failed memory device (or even a subsection of a device) can be "mapped out" with only the loss of a small fraction of the memory, maintaining essentially full system capability. Mapping out bad devices can be accomplished in two ways, both compatible with this invention.

The preferred method uses address registers in each memory device (or independent discrete portion thereof) to store information which defines the range of bus addresses to which this memory device will respond. This is similar to prior art schemes used in memory boards in conventional 35 backplane bus systems. The address registers can include a single pointer, usually pointing to a block of known size, a pointer and a fixed or variable block size value or two pointers, one pointing to the beginning and one to the end (or to the "top" and "bottom") of each memory block. By 40 appropriate settings of the address registers, a series of functional memory devices or discrete memory sections can be made to respond to a contiguous range of addresses, giving the system access to a contiguous block of good memory, limited primarily by the number of good devices 45 connected to the bus. A block of memory in a first memory device or memory section can be assigned a certain range of addresses, then a block of memory in a next memory device or memory section can be assigned addresses starting with an address one higher (or lower, depending on the memory 50 structure) than the last address of the previous block.

Preferred devices for use in this invention include devicetype register information specifying the type of chip, including how much memory is available in what configuration on
that device. A master can perform an appropriate memory 55
test, such as reading and writing each memory cell in one or
more selected orders, to test proper functioning of each
accessible discrete portion of memory (based in part on
information like device ID number and device-type) and
write address values (up to 40 bits in the preferred
embodiment, 10<sup>12</sup> bytes), preferably contiguous, into device
address-space registers. Non-functional or impaired
memory sections can be assigned a special address value
which the system can interpret to avoid using that memory.

The second approach puts the burden of avoiding the bad 6s devices on the system master or masters. CPUs and DMA controllers typically have some sort of translation look-aside

buffers (ILBs) which map virtual to physical (bus) addresses. With relatively simple software, the TLBs can be programmed to use only working memory (data structures describing functional memories are easily generated). For masters which don't contain TLBs (for example, a video display generator), a small, simple RAM can be used to map a contiguous range of addresses onto the addresses of the functional memory devices.

Either scheme works and permits a system to have a significant percentage of non-functional devices and still continue to operate with the memory which remains. This means that systems built with this invention will have much improved reliability over existing systems, including the ability to build systems with almost no field failures.

The preferred bus architecture of this invention comprises 11 signals: BusData[0:7]; AddrValid; Clk1 and Clk2; plus an input reference level and power and ground lines connected in parallel to each device. Signals are driven onto the bus during conventional bus cycles. The notation "Signal[i:j]" refers to a specific range of signals or lines, for examples, BusData[0:7] means BusData0, BusData1, . . . , BusData7. The bus lines for BusData[0:7] signals form a byte-wide, multiplexed data/address/control bus. AddrValid is used to indicate when the bus is holding a valid address request, and instructs a slave to decode the bus data as an address and, if the address is included on that slave, to handle the pending request. The two clocks together provide a synchronized, high speed clock for all the devices on the bus. In addition to the bused signals, there is one other line (Resetla. ResetOut) connecting each device in series for use during initialization to assign every device in the system a unique device 1D number (described below in detail).

To facilitate the extremely high data rate of this external bus relative to the gate delays of the internal logic, the bus cycles are grouped into pairs of even/odd cycles. Note that all devices connected to a bus should preferably use the same even/odd labeling of bus cycles and preferably should begin operations on even cycles. This is enforced by the clocking scheme.

Protocol and Bus Operation

The bus uses a relatively simple, synchronous, splittransaction, block-oriented protocol for bus transactions. One of the goals of the system is to keep the intelligence concentrated in the masters, thus keeping the slaves an simple as possible (since there are typically many more slaves than masters). To reduce the complexity of the slaves, a slave should preferably respond to a request in a specified time, sufficient to allow the slave to begin or possibly complete a device-internal phase including any internal actions that must precede the subsequent bus access phase. The time for this bus access phase is known to all devices on the bus-each master being responsible for making sure that the bus will be free when the bus access begins. Thus the slaves never worry about arbitrating for the bus. This approach eliminates arbitration in single master systems, and also makes the slave-bus interface simpler.

In a preferred implementation of the invention, to initiate a bus transfer over the bus, a master sends out a request packet, a contiguous series of bytes containing address and control information. It is preferable to use a request packet containing an even number of bytes and also preferable to start each packet on an even bus cycle.

The device-select function is handled using the bus data lines. AddrValid is driven, which instructs all slaves to decode the request packet address, determine whether they contain the requested address, and if they do, provide the data back to the master (in the case of a read request) or accept data from the master (in the case of a write request) in a data block transfer. A master can also select a specific device by transmitting a device ID number in a request packet. In a preferred implementation, a special device ID number is chosen to indicate that the packet should be interpreted by all devices on the bus. This allows a master to broadcast a message, for example to set a selected control register of all devices with the same value.

The data block transfer occurs later at a time specified in 10 the request packet control information, preferably beginning on an even cycle. A device begins a data block transfer almost immediately with a device-internal phase as the device initiates certain functions, such as setting up memory addressing, before the bus access phase begins. The time 15 after which a data block is driven onto the bus lines is selected from values stored in slave access-time registers. The timing of data for reads and writes is preferably the same; the only difference is which device drives the bus. For reads, the slave drives the bus and the master latches the 20 values from the bus. For writes the master drives the bus and the selected slave latches the values from the bus.

In a preferred implementation of this invention shown in FIG. 4, a request packet 22 contains 6 bytes of data-4.5 address bytes and 1.5 control bytes. Each request packet 25 uses all nine bits of the multiplexed data/address lines (AddrValid 23+BusData[0:7] 24) for all six bytes of the request packet, setting 23 AddrValid=1 in an otherwise unused even cycle indicates the start of an request packet (control information).

In a valid request packet, Addr Valid 27 must be 0 in the last byte. Asserting this signal in the last byte invalidates the request packet. This is used for the collision detection and arbitration logic (described below). Bytes 25-26 contain the Addr Valid 27 (the invalidation switch) and 28, the remaining address bits, Address[36:39], and BlockSize[0:3] (control information).

The first byte contains two 4 bit fields containing control information, AccessType[0:3], an op code (operation code) which, for example, specifies the type of access, and Master [0:3], a position reserved for the master sending the packet to include its master ID number. Only master numbers 1 through 15 are allowed-master number 0 is reserved for special system commands. Any packet with Master[0:3]=0 45 is an invalid or special packet and is treated accordingly.

The AccessType field specifies whether the requested operation is a read or write and the type of access, for example, whether it is to the control registers or other parts implementation, AccessType[0] is a Read/Write switch: if it is a 1, then the operation calls for a read from the slave (the slave to read the requested memory block and drive the memory contents onto the bus); if it is a (), the operation calls for a write into the slave (the slave to read data from the bus 55 and write it to memory). AccessType[1:3] provides up to 8 different access types for a slave. AccessType[1:2] preferably indicates the timing of the response, which is stored in an access-time register, AccessRegN. The choice of accesstime register can be selected directly by having a certain op 60 code select that register, or indirectly by having a slave respond to selected op codes with pre-selected access times (see table below). The remaining bit, Access Type[3] may be used to send additional information about the request to the slaves.

One special type of access is control register access, which involves addressing a selected register in a selected

slave. In the preferred implementation of this invention. AccessType[1:3] equal to zero indicates a control register request and the address field of the packet indicates the desired control register. For example, the most significant two bytes can be the device ID number (specifying which slave in being addressed) and the least significant three bytes can specify a register address and may also represent or include data to be loaded into that control register. Control register accesses are used to initialize the access-time registers, so it is preferable to use a fixed response time which can be preprogrammed or even hard wired, for example the value in AccessReg0, preferably 8 cycles. Control register access can also be used to initialize or modify other registers, including address registers.

The method of this invention provides for access mode control specifically for the DRAMs. One such access mode determines whether the access is page mode or normal RAS access. In normal mode (in conventional DRAMS and in this invention), the DRAM column sense amps or latches have been precharged to a value intermediate between logical 0 and 1. This precharging allows access to a row in the R to begin as soon as the access request for either inputs (writes) or outputs (reads) is received and allows the column sense amps to sense data quickly. In page mode (both conventional and in this invention), the DRAM holds the data in the column sense amps or latches from the previous read or write operation. If a subsequent request to access data is directed to the same row, the DRAM does not need to wait for the data to be sensed (it has been sensed already) and 30 access time for this data is much shorter than the normal access time. Page mode generally allows much faster access to data but to a smaller block of data (equal to the number of sense amps). However, if the requested data is not in the selected row, the access time is longer than the normal first 35 address bits, Address[0:35]. The last byte contains 35 access time, since the request must wait for the RAM to precharge before the normal mode access can start. Two access-time registers in each DRAM preferably contain the access times to be used for normal and for page-mode accesses, respectively.

The access mode also determines whether the DRAM should precharge the-sense amplifiers or should save the contents of the sense amps for a subsequent page mode. access. Typical settings are "precharge after normal access" and "save after page mode access" but "precharge after page mode access" or "save after normal access" are allowed, selectable modes of operation. The DRAM can also be set to prochargesthe sense amps if they are not accessed for a sclected period of time.

In page mode, the data stored in the DRAM sense of the device, such as memory. In a preferred 50 amplifiers may be accessed within much less time than it takes to read out data in normal mode (~10-20 nS vs. 40-100 nS). This data may be kept available for long periods. However, if these sense amps (and hence bit lines) are not precharged after an access, a subsequent access to a different memory word (row) will suffer a precharge time penalty of about 40-100 nS because the sense amps must precharge before latching in a new value.

The contents of the sense amps thus may be held and used as a cache, allowing faster, repetitive access to small blocks of data. DRAM-based page-mode caches have been attempted in the prior art using conventional DRAM organizations but they are not very effective because several chips are required per computer word. Such a conventional page-mode cache contains many bits (for example, 32 chips×4 Kbits) but has very few independent storage entries. In other words, at any given point in time the sense amps hold only a few different blocks or memory "locales" (a

12

single block of 4K words, in the example above). Simulations have shown that upwards of 100 blocks are required to achieve high hit rates (>90% of requests find the requested data already in cache memory) regardless of the size of each block. See, for example, Anant Agarwal, ct. al., "An Analytic Cache Model," ACM Transactions on Computer Systems, Vol. 7(2), pp. 184-215 (May 1989).

The organization of memory in the present invention allows each DRAM to hold one or more (4 for 4 MBit DRAMS) separately-addressed and independent blocks of data. A personal computer or workstation with 100 such DRAMS (i.e. 400 blocks or locales) can achieve extremely high, very repeatable hit rates (98-99% on average) as compared to the lower (50-80%), widely varying bit rates using DRAMS organized in the conventional fashion. Further, because of the time penalty associated with the deferred precharge on a "miss" of the page-mode cache, the conventional DRAM-hased page-mode cache generally has been found to work less well than no cache at all.

For DRAM slave access, the access types are preferably used in the following way:

AccessType[1:3]	Use	AccessTime
0	Control Register	Fixed, 8 Access Reg0)
1	Unused	Fixed, 8[AccessReg0]
2-3	Unused	AccessRegI
4-5	Page Mode DRAM	AccessReg2
6-7	Normal DRAM access .	Access Reg3

Persons skilled in the art will recognize that a series of available bits could be designated as switches for controlling these access modes. For example:

AccessType[2] page mode/normal switch AccessType[3] precharge/save-data switch

BlockSize[0:3] specifies the site of the data block transfer. If BlockSize[0] is 0, the remaining bits are the binary representation of the block size (0-7). If BlockSize[0] is 1, 40 then the remaining bits give the block size as a binary power of 2, from 8 to 1024. A zero-length block can be interpreted as a special command, for example, to refresh a DRAM without returning any data, or to change the DRAM from page mode to normal access mode or vice-versa.

BlockSize[0:2]	Number of Bytes in Block
0-7	0-7 respectively
8	8
9	16
10	32
11	64
12 ·	128
13	256
· 14	512
15	1024

Persons skilled in the art will recognize that other block size encoding schemes or values can be used.

In most cases, a slave will respond at the selected access time by reading or writing data from or to the bus over bus lines BusData[0:7] and AddrValid will be at logical 0. In a preferred embodiment, substantially each memory access will involve only a single memory device, that is, a single 65 block will be read from or written to a single memory device.

Retry Format

In some cases, a slave may not be able to respond correctly to a request, e.g., for a read or write. In such a situation, the slave should return an error message, sometimes called a N(o)ACK(nowledge) or retry message. The retry message can include information about the condition requiring a retry, but this increases system requirements for circuitry in both slave and masters. A simple message indicating only that an error has occurred allows for a less to complex slave, and the master can take whatever action is needed to understand and correct the cause of the error.

For example, under certain conditions a slave might not be able to supply the requested data. During a page-mode access, the DRAM selected must be in page mode and the requested address must match the address of the data beld in the sense amps or latches. Each DRAM can check for this match during a page-mode access. If no match is found, the DRAM begins precharging and returns a retry message to the master during the first cycle of the data block (the rest of the returned block is ignored). The master then must wait for the precharge time (which in set to accommodate the type of slave in question, stored in a special register, PreChargeReg), and then resend the request as a normal DRAM access (AccessType=6 or 7).

In the preferred form of the present invention, a slave signals a retry by driving Addr Valid true at the time the slave was supposed to begin reading or writing data. A master which expected to write to that slave must monitor Addr Valid during the write and take corrective action if it 30 detects a retry message. FIG. 5 illustrates the format of a retry message 28 which is useful for read requests, consisting of 23 Addr Valid=1 with Master[0:3]=0 in the first (even) cycle. Note that AddrValid is normally 0 for data block transfers and that there is no master 0 (only 1 through 15 are allowed). All DRAMs and masters can easily recognize such a packet as an invalid request packet, and therefore a retry message. In this type of bus transaction all of the fields except for Master[0:3] and Addr Valid 23 may be used an information fields, although in the implementation described, the contents are undefined. Persons skilled in the art recognize that another method of signifying a retry message is to add a DataInvalid line and signal to the bus. This signal could be asserted in the case of a NACK. Bus Arbitration

In the case of a single master, there are by definition no arbitration problems. The master sends request packets and seeps macket periods when the bus will be busy in response to that packet. The master can schedule multiple requests so that the corresponding data block transfers do not overlap.

The bus architecture of this invention is also useful in configurations with multiple masters. When two or more masters are on the same bus, each master must keep track of all the pending transactions, so each master knows when it can send a request packet and access the corresponding data block transfer. Situations will arise, however, where two or more masters send a request packet at about the same time and the multiple requests must be detected, then sorted out by some sort of bus arbitration.

There are many ways for each master to keep track of when the bus is and will be busy. A simple method is for each master to maintain a bus-busy data structure, for example by maintaining two pointers, one to indicate the earliest point in the future when the bus will be busy and the other to indicate the earliest point in the future when the bus will be free, that is, the end of the latest pending data block transfer. Using this information, each master can determine whether and when there is enough time to send a request packet (as

described above under Protocol) before the bus becomes busy with another data block transfer and whether the corresponding data block transfer will interfere with pending bus transactions. Thus each master must read every request packet and update its bus-busy data structure to maintain 5 information about when the bus is and will be free.

With two or more masters on the bus, masters will occasionally transmit independent request packets during the same bus cycle. Those multiple requests will collide as each such master drives the bus simultaneously with differ- 10 ent information, resulting in scrambled request information and neither desired data block transfer. In a preferred form of the invention, each device on the bus seeking to write a logical 1 on a BusData or AddrValid line drives that line with a current sufficient to sustain a voltage greater than or equal 15 to the high-logic value for the system. Devices do not drive lines that should have a logical 0; those lines are simply held at a voltage corresponding to a low-logic value. Each master tests the voltage on at least some, preferably all, bus data and the Addr Valid lines so the master can detect a logical '1' 20 request in the order of that priority. where the expected level is '0' on a line that it does not drive during a given bus cycle but another master does drive.

Another way to detect collisions is to select one or more bus lines for collision signalling. Each master sending a request drives that line or lines and monitors the selected 25 lines for more than the normal drive current (or a logical value of ">1"), indicating requests by more than one master. Persons skilled in the art will recognize that this can be implemented with a protocol involving BusData and Addr Valid lines or could be implemented using an additional 30

In the preferred form of this invention, each master detects collisions by monitoring lines which it does not drive to see if another master is driving those lines. "Referring to FIG. 4, the first byte of the request packet includes the 35 number of each master attempting to use the bus (Master [0:3]). If two masters send packet requests starting at the same point in time, the master numbers will be logical "or'ed together by at least those masters, and thus one or both of the masters, by monitoring the data on the bus and 40 comparing what it sent, can detect a collision. For instance if requests by masters number 2 (0010) and 5 (0101) collide. the bus will be driven with the value Master[0:3]=7 (0010+ 0101-0111). Master number 5 will detect that the signal Master[2]=1 and master 2 will detect that Master[1] and 45 Master[3]=1, telling both masters that a collision has occurred. Another example in masters 2 and 11 for which the bus will be driven with the value Master 0.3]=11 (0010+ 1011=1011), and although master 11 can't readily detect this collision, master 2 can. When any collision is detected, each 50 master detecting a collision drives the value of Addr Valid 27 in byte 5 of the request packet 22 to 1, which is detected by all masters, including master 11 in the second example above, and forces a bus arbitration cycle, described below.

Another collision condition-may arise where master A 55 sends a request packet in cycle 0 and master B tries to send a request packet starting in cycle 2 of the first request packet, thereby overlapping the first request packet. This will occur from time to time because the bus operates at high speeds, enough to detect a request initiated by a first master in cycle 0 and to react fast enough by delaying its own request. Master B eventually notices that it wasn't supposed to try to send a request packet (and consequently almost surely destroyed the address that master A was trying to send), and, 65 as in the example above of a simultaneous collision, drives a 1 on Addr Valid during byte 5 of the first request packet 27

forcing an arbitration. The logic in the preferred implementation is fast enough that a master should detect a request packet by another master by cycle 3 of the first request packet, so no master is likely to attempt to send a potentially colliding request packet later than cycle 2.

Slave devices do not need to detect a collision directly, but they must wait to do anything irrecoverable until the last byte (byte 5) is read to ensure that the packet is valid. A request packet with Haster[0:3] equal to 0 (a retry signal) is ignored and does not cause a collision. The subsequent bytes of such a packet are ignored.

To begin arbitration after a collision, the masters wait a preselected number of cycles after the aborted request packet (4 cycles in a preferred implementation), then use the next free cycle to arbitrate for the bus (the next available even cycle in the preferred implementation). Each colliding master signals to all other colliding masters that it seeks to send a request packet, a priority is assigned to each of the colliding masters, then each master is allowed to make its

FIG. 6 illustrates one preferred way of implementing this arbitration. Each colliding master signals its intent to send a request packet by driving a single BusData line during a single bus cycle corresponding to its assigned master number (1-15 in the present example). During two-byte arbitration cycle 29, byte 0 is allocated to requests 1-7 from masters 1-7, respectively, (bit 0 is not used) and byte 1 is allocated to requests 8-15 from masters 8-15, respectively. At least one device and preferably each colliding master reads the values on the bus during the arbitration cycles to determine and store which masters desire to use the bus. Persons skilled in the art will recognize that a single byte can be allocated for arbitration requests if the system includes more bus lines than masters. More than 15 masters can be accommodated by using additional bus cycles.

A fixed priority scheme (preferably using the master numbers, selecting lowest numbers first) is then used to prioritize, then sequence the requests in a bus arbitration queue which is maintained by at least one device. These requests are queued by each master in the bus-busy data structure and no further requests are allowed until the bus arbitration queue is cleared. Persons skilled in the art will recognize that other priority schemes can be used, including assigning priority according to the physical location of each master.

#### System Configuration/Reset

يريداn the bus-based system of this invention/a mechanismis. provided to give each device on the bus a unique device identifier (device ID) after power-up or under other conditions as desired or needed by the system. A master can then use this device ID to access a specific device, particularly to set or modify registers of the specified device, including the control and address registers. In the preferred embodiment, one master in assigned to carry out the entire system configuration process. The master provides a series of unique device ID numbers for each unique device connected to the bus system. In the preferred embodiment, each device connected to the bus contains a special device-type register which specifies the type of device, for instance CPU, 4 KBit thus the logic in a second-initiating master may not be fast 60 memory, 64 MBit memory or disk controller. The configuration master should check each device, determine the device type and set appropriate control registers, including access-time registers. The configuration master should check each memory device and set all appropriate memory address registers.

One means to set up unique device 1D numbers in to have each device to select a device ID in sequence and store the value in an internal device ID register. For example, a master can pass sequential device ID numbers through shift registers in each of a series of devices, or pass a token from device to device whereby the device with the token reads in device ID information from another line or lines. In a preferred embodiment, device ID numbers are assigned to devices according to their physical relationship, for instance, their order along the bus.

In a preferred embodiment of this invention, the device ID setting is accomplished using a pair of pins on each device, 10 Resetln and ResetOut. These pins handle normal logic signals and are used only during device ID configuration. On each rising edge of the clock, each device copies ResetIn (an input) into a four-stage reset shift register. The output of the reset shift register is connected to ResetOut, which in turn 15 connects to ResetIn for the next sequentially connected device. Substantially all devices on the bus are thereby daisy-chained together. A first reset signal, for example, while ResetIn at a device is a logical 1, or when a selected bit of the reset shift register goes from zero to non-zero, 20 causes the device to hard reset, for example by clearing all internal registers and resetting all state machines. A second reset signal, for example, the falling edge of Resetla combined with changeable values on the external bus, causes that device to latch the contents of the external bus into the 25 internal device ID register (Device[0:7]).

To reset all devices on a bus, a master sets the ResetIn line of the first device to a "1" for long enough to ensure that all devices on the bus have been reset (4 cycles times the number of devices—note that the maximum number of 30 devices on the preferred hus configuration is 256 (B hits), so that 1024 cycles is always enough time to reset all devices.) Then Resetln is dropped to "0" and the BusData lines are driven with the first followed by successive device ID numbers, changing after every 4 clock pulses. Successive 35 devices set those device ID numbers into the corresponding device ID register an the falling edge of Resetin propagates through the shift registers of the daisy-chained devices. FIG. 14 shows ResetIn at a first device going low while a master drives a first device ID onto the bus data lines BusData[0:3]. The first device then latches in that first device ID. After four clock cycles, the master changes BusData[0:3] to the next device ID number and ResetOut at the first device goes low, which pulls Resetln for the next daisy-chained device low. allowing the next device to latch in the next device ID 45 number from BusData[0:3]. In the preferred embodiment, one master is assigned device ID 0 and it is the responsibility of that master to control the Resettin line and to drive successive device ID numbers onto the bus at the appropriate times. In the preferred embodiment, each device waits 50 two clock cycles after Resetln goes low before latching in a device ID number from BusData[0:3].

Persons skilled in the art recognize that longer device ID numbers could be distributed to devices by having each device read in multiple bytes from the bus and latch the 55 values into the device ID register. Fersons skilled in the art also recognize that there are alternative ways of getting device ID numbers to unique devices. For instance, a series of sequential numbers could be clocked along the ResetIn line and at a certain time each device could be instructed to 60 latch the current reset shift register value into the device ID register.

The configuration master should choose and set an access time in each access-time register in each slave to a period sufficiently long to allow the slave to perform an actual, 65 order to accommodate these paired ECC requests. desired memory access. For example, for a normal DRAM access, this time must be longer than the row address strobe

(RAS) access time. If this condition is not met, the slave may not deliver the correct data. The value stored in a slave access-time register is preferably one-half the number of bus cycles for which the slave device should wait before using the bus in response to a request. Thus an access time value of '1' would indicate that the slave should not access the bus until at least two cycles after the, last byte of the request packet has been received. The value of AccessReg0 is preferably fixed at 8 (cycles) to facilitate access to control registers.

The bus architecture of this invention can include more than one master device. The reset or initialization sequence should also include a determination of whether there are multiple masters on the bus, and if so to assign unique master ID numbers to each. Persons skilled in the art will recognize that there are many ways of doing this. For instance, the master could poll each device to determine what type of device it is, for example, by reading a special register then, for each master device, write the next available master ID number into a special register.

Error detection and correction ("ECC") methods well known in the art can be implemented in this system. ECC information typically is calculated for a block of data at the time that block of data is first written into memory. The data block usually has an integral binary size, e.g. 256 bits, and the ECC information uses significantly fewer bits. A potential problem arises in that each binary data block in prior art schemes typically is stored with the ECC bits appended, resulting in a block size that is not an integral binary power.

In a preferred embodiment of this invention, ECC information is stored separately from the corresponding data, which can then be stored in blocks having integral binary size. ECC information and corresponding data can be stored, for example, in separate DRAM devices. Data can be read without ECC using a single request packet, but to write or read error-corrected data requires two request packets, one for the data and a second for the corresponding ECC information. ECC information may not always be stored permanently and in some situations the ECC information may be available without sending a request packet or without a bus data block transfer.

In a preferred embodiment, a standard data block size can be selected for use with ECC, and the ECC method will determine the required number of bits of information in a corresponding ECC block. RAMs containing ECC information can be programmed to store an access time that in equal to: (1) the access time of the normal RAM (containing data). plus the time to access a standard data block (for corrected data) minus the time to send a request packet (6 bytes); or (2) the access time of a normal RAM minus the time to access a standard ECC block minus the time to send a request packet. To read a data block and the corresponding ECC block, the master simply issues a request for the data immediately followed by a request for the ECC block. The ECC RAM will wait for the selected access time then drive its data onto the bus right after (in case (1) above)) the data RAN has finished driving out the data block. Persons skilled in the art will recognize that the access time described in case (2) above can be used to drive ECC data before the data is driven onto the bus lines and will recognize that writing data can be done by analogy with the method described for a read. Persons skilled in the art will also recognize the adjustments that must be made in the bus-busy structure and the request packet arbitration methods of this invention in

Since this system is quite flexible, the system designer can choose the size of the data blocks and the number of ECC in the property

bits using the memory devices of this invention. Note that the data stream on the bus can be interpreted in various ways. For instance the sequence can be 2<sup>nd</sup> data bytes followed by 2<sup>md</sup> ECC bytes (or vice versa), or the sequence can be 2<sup>kd</sup> iterations of 8 data bytes plus I ECC byte. Other 5 information, such an information used by a directory-based cache coherence scheme, can also be managed this way. See, for example, Anant Agarwal, et al., "Scale Directory Schemes for Cache Consistency," 15th International Symposium on Computer Architecture, June 1988, pp. 280–289. 10 Those skilled in the art will recognize alternative methods of this invention.

Low Power 3-D Packaging

Another major advantage of this invention is that it 15 drastically reduces the memory system power consumption. Nearly all the power consumed by a prior art DRAM is dissipated in performing row access. By using a single row access in a single RAM to supply all the bits for a block request (cared to a row-access in each of multiple RAMs in conventional memory systems) the power per bit can be made very small. Since the is power dissipated by memory devices using this invention is significantly reduced, the devices potentially can be placed much closer together than with conventional designs.

The bus architecture of this invention makes possible an innovative 3-D packaging technology. By using a narrow, multiplexed (time-shared) bus, the pin count for an arbitrarily large memory device can be kept quite small-on the order of 20 pins. Moreover, this pin count can be kept 30 constant from one generation of DRAM density to the next. The low power dissipation allows each package to be smaller, with narrower pin pitches (spacing between the IC pins). With current surface mount technology supporting pin pitches as low as 20 mils, all off-device connections can be 35 implemented on a single edge of the memory device. Semiconductor die useful in this invention preferably have connections or pads along one edge of the die which can then be wired or otherwise connected to the package pins with wires having similar lengths. This geometry also allows for 40 very short leads, preferably with an effective lead length of less than 4 mm. Furthermore, this invention uses only bused interconnections, i.e., each pad on each device is connected by the bus to the corresponding pad of each other device.

The use of a low pin count and an edge-connected bus permits a simple 3-D package, whereby the devices are stacked and the bus is connected along single edge of the stack. The fact that all of the signals are bused is important for the implementation of a simple 3-D structure. Without this, the complexity of the "backplane" would be too diffi- 50 cult to make cost effectively with current technology. The individual devices in a stack of the present invention can be packed quite tightly because of the low power dissipated by the entire memory system, permitting the devices to be stacked humper-to-humper or top to bottom. Conventional 55 plastic-injection molded small outline (SO) packages can be used with a pitch of about 2.5 mm (100 mile), but the ultimate limit would be the device die thickness, which is about an order of magnitude smaller, 0.2-0.5 using current wafer technology.

**Bus Electrical Description** 

By using devices with very low power dissipation and close physical packing, the bus can be made quite short, which in turn allows for short propagation times and high data rates. The bus of a preferred embodiment of the present 6 invention consists of a set of resistor-terminated controlled impedance transmission lines which can operate up to a data

rate of 500 MHz (2 ns cycles). The characteristics of the transmission lines are strongly affected by the loading caused by the DRAMs (or other slaves) mounted on the bus. These devices add lumped capacitance to the lines which both lowers the impedance of the lines and, decreases the transmission speed. In the loaded environment, the bus impedance is likely to be on the order of 25 ohms and the propagation velocity about c/4 (c=the speed of light) or 7.5 cm/ns. To operate at a 2 ns data rate, the transit time on the bus should preferably be kept under 1 ns, to leave 1 ns for the setup and hold time of the input receivers (described below) plus clock skew. Thus the bus lines must be kept quite short, under about 8 cm for maximum performance. Lower performance systems may have much longer lines. e.g. a 4 ns bus may have 24 cm lines (3 ns transit time, 1 ns setup and hold time).

In the preferred embodiment, the bus uses current source drivers. Each output must be able to sink 50 mA, which provides an output swing of about 500 mV or more. In the preferred embodiment of this invention, the bus is active low. The unasserted state (the high value) is preferably considered a logical zero, and the asserted value (low state) is therefore a logical 1. Those skilled in the art understand that the method of this invention can also be implemented using the opposite logical relation to voltage. The value of the unasserted state is set by the voltage on the termination resistors, and should be high enough to allow the outputs to act as current sources, while being as low as possible to reduce power dissipation. These constraints may yield a termination voltage about 2V above ground in the preferred implementation. Current source drivers cause the output voltage to be proportional to the sum of the sources driving the bus.

Referring to FIGS. 7a and 7b although there is no stable condition where two devices drive the bus at the same time, conditions can arise because of propagation delay on the wires where one device, A 41, can start driving its part of the bus 44 while the bus is still being driven by another device, B 42 (already asserting a logical 1 on the bus), in a system using current drivers, when B 42 is driving the bus (before time 46), the value at points 44 and 45 is logical 1. If B 42 switches off at time 46 just when A 41 switches on, the additional drive by device A 41 causes the voltage at the output 44 of A 41 to drop briefly below the normal value. The voltage returns to its normal value at time 47 when the effect of device B 42 turning off is felt. The voltage at point 45 goes, to logical 0, when devices B.42 turns off; then drops at time 47 when the effect of device A 41 tuning on is felt. Since the logical 1 driven by current from device A 41 is propagated irrespective of the previous value on the bus, the value on the bus is guaranteed to settle after one time of flight (1,) delay, that is, the time it takes a signal to propagate from one end of the bus to the other. If a voltage drive was used (as in ECL wired-ORing), a logical 1 on the bus (from device B 42 being previously driven) would prevent the transition put out by device A 41 being felt at the most remote part of the system, e.g., device 43, until the turnoff waveform from device B 42 reached device A 41 plus one time of flight delay, giving a worst case settling time of twice 60 the time of flight delay.

#### Clocking

Clocking a high speed bus accurately without introducing error due to propagation delays can be implemented by having each device monitor two bus clock signals and then derive internally a device clock, the true system clock. The bus clock information can be sent on one or two lines to

provide a mechanism for each bused device to generate an internal device clock with zero skew relative to all the other device clocks. Referring to FIG. 8a, in the preferred implementation, a bus clock generator 50 at one end of the bus propagates an early bus clock signal in one direction along the bus, for example on line 53 from right to left, to the far and of the bus. The same clock signal then in passed through the direct connection shown to a second line 54, and returns as a late bus clock signal along the bus from the far end to the origin, propagating from left to right. A single bus 10 clock line can be used if it is left unterminated at the far end of the bus, allowing the early bus clock signal to reflect back along the same line as a late bus clock signal.

FIG. 8b illustrates how each device 51, 52 receives each of the two bus clock signals at a different time (because of 15 is propagation delay along the wires), with constant midpoint in time between the two bus clocks along the bus. At each device 51, 52, the rising edge 55 of Clock1 53 is followed by the rising edge 56 of Clock2 54. Similarly, the 58 of Clock2 54. This waveform relationship is observed at all other devices along the bus. Devices which are closer to the clock generator have a greater separation between Clock1 and Clock2 relative to devices farther from the generator because of the longer time required for each clock 25 pulse to traverse the bus and return along line 54, but the midpoint in time 59, 60 between corresponding rising or falling edges in fixed because, for any given device, the length of each clock line between the far end of the bus and that device is equal. Each device must sample the two bus 30 clocks and generate its own internal device clock at the midpoint of the two.

Clock distribution problem can be further reduced by using a bus clock and device clock rate equal to the bus cycle data rate divided by two, that is, the bus clock period is twice 35 the bus cycle period. Thus a 500 MHz bus preferably uses a 250 MHz clock rate. This reduction in frequency provides two benefits. First it makes all signals on the bus have the same worst case data rates—data on a 500 MHz bus can only change every 2 ns. Second, clocking at half the bus cycle 40 data rate makes the labeling of the odd and even bus cycles trivial, for example, by defining even cycles to be those when the internal device clock is 0 and odd cycles when the internal device clock is 1. Multiple Buses

The limitation on bus length described above restricts the total number of devices that can be placed on a single bus Using 2.5 spacing between devices, a single 8 cm his will hold about 32 devices. Persons skilled in the art will recognize certain applications of the present invention 50 wherein the overall data rate on the bus is adequate but memory or processing requirements necessitate a much larger number of devices (many more than 32). Larger systems can easily be built using the teachings of this invention by using one or more memory subsystems, des- 55 ignated primary bus units, each of which consists of two or more devices, typically 32 or close to the maximum allowed by bus design requirements, connected to a transceiver

on a single circuit board 66, sometimes called a memory stick. Each transceiver device 19 in turn connects to a transceiver bus 65, similar or identical in electrical and other respects to the primary bus 18 described at length above. In a preferred implementation, all masters are situated on the 65 transceiver bus so there are no transceiver delays between masters and all memory devices are on primary bus units so

that all memory accesses experience an equivalent transceiver delay, but persons skilled in the art will recognize how to implement systems which have masters on more than one bus unit and memory devices on the transceiver bus as well as on primary bus units. In general, each teaching of this invention which refers to a memory device can be practiced using a transceiver device and one or more memory devices on an attached primary bus unit. Other devices, generically referred to as peripheral devices, including disk controllers, video controllers or I/O devices can also be attached to either the transceiver bus or a primary bus unit, as desired. Persons skilled in the art will recognize how to use a single primary bus unit or multiple primary bus units needed with a transceiver bus in certain system designs.

The transceivers are quite simple in function. They detect request packets on the transceiver bus and transmit them to their primary bus unit. If the request packet calls for a write to a device on a transceiver's primary bus unit, that transceiver keeps track of the access time and block size and falling edge 57 of Clock 1 53 is followed by the falling edge 20 forwards all data from the transceiver bus to the primary bus unit during that time. The transceivers also watch their primary bus unit, forwarding any data that occurs there to the transceiver bus. The high speed of the buses means that the transceivers will need to be pipelined, and will require an additional one or two cycle delay for data to pass through the transceiver in either direction. Access times stored in masters on the transceiver bus must be increased to account for transceiver delay but access times stored in slaves on a primary bus unit should not be modified.

Persons skilled in the art will recognize that a more sophisticated transceiver can control transmissions to and from primary bus units. An additional control line, TrncvrRW can be bused to all devices on the transceiver bus, using that line in conjunction with the AddrValid line to indicate to all devices on the transceiver bus that the information on the data lines is: 1) a request packet, 2) valid data to a slave, 3) valid data from a slave, or 4) invalid data (or idle bus). Using this extra control line obviates the need for the transceivers to keep track of when data needs to be forwarded from its primary to the transceiver bus-all transceivers send all data from their primary bus to the transceiver bus whenever the control signal indicates condition 2) above. In a preferred implementation of this invention, if Addr Valid and TrncvrRW are both low, there is 45 no bus activity and the transceivers should remain in an idle state. A controller sending a request packet will drive Addr.Valid high, indicating to all devices on the transceiverbiis that a request packet is being sent which each transceiver should forward to its primary bus unit. Bach controller seeking to rite to a slave should drive both AddrValid and TrncrRW high, indicating valid data for a slave is present on the data lines. Each transceiver device will then transmit all data from the transceiver bus lines to each primary bus unit. Any controller expecting to receive information from a slave should also drive the TrncvrRW line high, but not drive Addr Valid, thereby indicating to each transceiver to transmit any data coming from any slave on its primary local bus to the transceiver bus. A still more sophisticated transceiver would recognize signals addressed to or coming from its Referring to FIG. 9, each primary bus unit can be mounted 60 primary bus unit and transmit signals only at requested

> An example of the physical mounting of the transceivers is shown in FIG. 9. One important feature of this physical arrangement is to integrate the-bus of each transceiver 19 with the original bus of DRAMs or other devices 15, 16, 17 on the primary bus unit 66. The transceivers 19 have pins on two sides, and are preferably mounted flat on the primary

bus unit with a first set of pins connected to primary bus 18. A second set of transceiver pins 20, preferably orthogonal to the first set of pins, are oriented to allow the transceiver 19 to be attached to the transceiver bus 65 in much the same way as the DRAMs were attached to the primary bus unit. The transceiver hus can be generally planar and in a different plane, preferably orthogonal to the plane of each primary bus unit. The transceiver bus can also be generally circular with primary bus units mounted perpendicular and tangential to the transceiver bus.

Using this two level scheme allows one to easily build a system that contains over 500 slaves (16 buses of 32 DRAMs each). Persons skilled in the art can modify the device ID scheme described above to accommodate more than 256 devices, for example by using a longer device ID or by using additional registers to hold some of the device ID. This scheme can be extended in yet a third dimension to make a second-order transceiver bus, connecting multiple transceiver buses by aligning transceiver bus units parallel to and on top of each other and busing corresponding signal lines through a suitable transceiver. Using such a second- 20 order transceiver bus, one could connect many thousands of slave devices into what is effectively a single bus. Device Interface

The device interface to the high-speed bus can be divided into three main parts. The first part is the electrical interface. This part includes the input receivers, bus drivers and clock generation circuitry. The second part contains the address comparison circuitry and timing registers. This part takes the input request packet and determines if the request is for this device, and if it is, starts the internal access and delivers the 30 data to the pins at the correct time. The final part, specifically for memory devices such as DRAMs, is the DRAM column access path. This part needs to provide bandwidth into and out of the DRAM sense amps greater than the bandwidth provided by conventional DRAMs. The implementation of 35 the electrical interface and DRAM column access path are described in more detail in the following sections. Persons skilled in the art recognize how to modify prior-art address comparison circuitry and prior-art register circuitry in order to practice the present invention.

Electrical Interface-Input/Output Circuitry A block diagram of the preferred input/output circuit for address/data/control lines is shown in FIG. 10. This circuitry is particularly well-suited for use in DRAM devices but it can be used or modified by one skilled in the art for use in 45 other devices connected to the bus of this invention. It consists of a set of input receivers 71..72 and output driver. 76 connected to input/output line 69 and pad 75 and circuitry to use the internal clock 73 and internal clock complement 74 to drive the input interface. The clocked input receivers 50 take advantage of the synchronous nature of the bus. To further reduce the performance requirements for device input receivers, each device pin, and thus each bus line, is connected to two clocked receivers, one to sample the even cycle inputs, the other to sample the odd cycle inputs. By thus de-multiplexing the input 69 at the pin, each clocked amplifier is given a full 2 ns cycle to amplify the bus low-voltage-swing signal into a full value CMOS logic signal. Persons skilled in the art will recognize that addiings of this invention. For example, four input receivers could be connected to each device pin and clocked by a modified internal device clock to transfer sequential bits from the bus to internal device circuits, allowing still higher external bus speeds or still longer settling times to amplify 65 the bus low-voltage-swing signal into a full value CMOS logic signal.

The output drivers are quite simple, and consist of a single RHOS pulldown transistor 76. This transistor is sized so that under worst case conditions it can still sink the 50 mA required by the bus. For 0.8 micron CMOS technology, the transistor will need to be about 200 microns long. Overall bus performance can be improved by using feedback techniques to control output transistor current so that the current through the device is roughly 50 mA under all operating conditions, although this is not absolutely necessary for proper bus operation. An example of one of many methods known to persons skilled in the art for using feedback techniques to control current is described in Hans Schumacher, et al., CMOS Subnanosecond True-ECL Output Buffer," J. Solid State Circuits, Vol. 25 (1), pp. 150-154 (February 1990). Controlling this current improves performance and reduces power dissipation. This output driver which can be operated at 500 Hz, can in turn be controlled by a suitable multiplexer with two or more (preferably four) inputs connected to other internal chip circuitry, all of which can be designed according to well known prior art.

The input receivers of every slave must be able to operate during every cycle to determine whether the signal on the bus is a valid request packet. This requirement leads to a number of constraints on the input circuitry. In addition to requiring small acquisition and resolution delays, the circuits must take little or no DC power, little AC power and inject very little current back into the input or reference lines. The standard clocked DRAM sense amp shown in FIG. 11 satisfies all these requirements except the need for low input currents. When this sense amp goes from sense to sample, the capacitance of the internal nodes 93 and 84 in FIG. 11 is discharged through the reference line 68 and input 69, respectively. This particular current is small, but the sum of such currents from all the inputs into the reference lines summed over all devices can be reasonably large.

The fact that the sign of the current depends upon on the previous received data makes matters worse. One way to solve this problem is to divide the sample period into two phases. During the first phase, the inputs are shorted to a buffered version of the reference level (which may have an offset). During the second phase, the inputs are connected to the true inputs. This scheme does not remove the input current completely, since the input must still charge nodes 83 and 84 from the reference value to the current input value, but it does reduce the total charge required by about a factor of 10 (requiring only a 0.25V change rather than a 2.5V change). Persons skilled in the art will recognize that many other methods can be used to provide a clocked amplifier that will operate on very low input currents.

One important part of the input/output circuitry generates an internal device clock based on early and late bus clocks. Controlling clock skew (the difference in clock timing between devices) is important in a system running with 2 ns cycles, thus the internal device clock is generated so the input sampler and the output driver operate as close in time as possible to midway between the two bus clocks.

A block diagram of the internal device clock generating circuit is shown in FIG. 12 and the corresponding timing diagram in FIG. 13. The basic idea behind this circuit is tional clocked input receivers can be used within the teach- 60 relatively simple. A DC amplifier 102 is used to convert the small-swing bus clock into a full-swing CMOS signal. This signal is then fed into a variable delay line 103. The output of delay line 103 feeds three additional delay lines: 104 having a fixed delay; 105 having the same fixed delay plus a second variable delay; and 106 having the same fixed delay plus one half of the second variable delay. The outputs 107, 108 of the delay lines 104 and 105 drive clocked input

receivers 101 and 111 connected to early and late bus clock inputs 100 and 110, respectively. These input receivers 101 and 111 have the same design as the receivers described above and shown in FIG. 11. Variable delay lines 103 and 105 are adjusted via feedback lines 116, 115 so that input receivers 101 and 111 sample the bus clocks just as they transition. Delay lines 103 and 105 are adjusted so that the falling edge 120 of output 107 precedes the falling edge 121 of the early bus clock, Clock1 53, by an amount of time 128 equal to the delay in input sampler 101. Delay line 108 is adjusted in the same way so that falling edge 122 precedes the falling edge 123 of late bus clock, Clock2 54, by the delay 128 in input sampler 111.

Since the outputs 107 and 108 are synchronized with the two bus clocks and the output 73 of the last delay line 106 is midway between outputs 107 and 108, that is, output 73 15 follows output 107 by the same amount of time 129 that output 73 precedes output 108, output 73 provides an internal device clock midway between the bus clocks. The falling edge 124 of internal device clock 73 precedes the time of actual input sampling 125 by one sampler delay. 20 Note that this circuit organization automatically balances the delay in substantially all device input receivers 71 and 72 (FIG. 10), since outputs 107 and 108 are adjusted so the bus clocks are sampled by input receivers 101 and 111 just as the bus clocks transition.

In the preferred embodiment, two sets of these delay lines are used, one to generate the true value of the internal device clock 73, and the other to generate the complement 74 without adding any inverter delay. The dual circuit allows generation of truly complementary clocks, with extremely 30 small skew. The complement internal device clock is used to clock the 'even' input receivers to sample at time 127, while the true internal device clock is used to clock the 'odd' input receivers to sample at time 125. The true and complement internal device clocks are also used to select which data is 35 driven to the output drivers. The gate delay between the internal device clock and output circuits driving the bus in slightly greater than the corresponding delay for the input circuits, which means that the new data always will be driven on the bus slightly after the old data has been 40 sampled.

DRAM Column Access Modification -

A block diagram of a conventional 4 MBit DRAM 130 is shown in FIG. 15. The DRAM memory array is divided into a number of subarrays 150-157, for example, 8. Each 45 subarray is divided into arrays 148, 149 of memory cells. Row address selection in performed by decoders 146. A "column decoder 147A, 147B, including column sense amps on either side of the decoder, runs through the core of each subarray. These column sense amps can be set to precharge 50 or latch the most-recently stored value, as described in detail above. Internal I/O lines connect each set of sense-amps, as gated by corresponding column decoders, to input and output circuitry connected ultimately to the device pins. These internal I/O lines are used to drive the data from the 55 selected bit lines to the data pins (some of pins 131-145), or to take the data from the pins and write the selected bit lines. Such a column access path organized by prior art constraints does not have sufficient bandwidth to interface with a high changing the overall method used for column access, but does change implementation details. Many of these details have been implemented selectively in certain fast memory devices abut never in conjunction with the bus architecture of this invention.

> Running the internal I/O lines in the conventional way at high bus cycle rates is not possible. In the preferred method,

several (preferably 4) bytes are read or written during each cycle and the column access path is modified to run at a lower rate (the inverse of the number of bytes accessed per cycle, preferably 1/4 of the bus cycle rate). Three different techniques are used to provide the additional internal I/O lines required and to supply data to memory cells at this rate. First, the number of I/O bit lines in each subarray running through the column decoder 147A, B is increased, for example, to 16, eight for each of the two columns of column sense amps and the column decoder selects one set of columns from the "top" half 148 of subarray 150 and one set of columns from the "bottom" half 149 during each cycle, where the column decoder selects one column sense amp per I/O bit line. Second, each column I/O line is divided into two halves, carrying data independently over separate internal 1/O lines from the left half 147A and right half 147B of each subarray (dividing each subarray into quadrants) and the column decoder selects sense amps from each right and left half of the subarray, doubling the number of bits available at each cycle. Thus each column decode selection turns on n column sense amps, where n equals four (top left and right, bottom left and right quadrants) times the number of I/O lines in the bus to each subarray quadrant (8 lines each×4-32 lines in the preferred implementation). Finally, during each RAS cycle, two different subarrays, e.g. 157 and 153, are accessed. This doubles again the available number of I/O lines containing data. Taken together, these changes increase the internal I/O bandwidth by at least a factor of 8. Four internal buses are used to route these internal I/O lines. Increasing the number of I/O lines and then splitting them in the middle greatly reduces the capacitance of each internal 1/O line which in turn reduces the column access time, increasing the column access bandwidth even further.

The multiple, gated input receivers described above allow high speed input from the device pins onto the internal I/O lines and ultimately into memory. The multiplexed output driver described above is used to keep up with the data flow available using these techniques. Control means are provided to select whether information at the device pins should be treated as an address, and therefore to be decoded, or input or output data to be driven onto or read from the internal I/O lines.

Each subarray can access 32 bits per cycle, 16 bits from the left subarray and 16 from the right subarray. With 8 I/O lines per sense-amplifier column and accessing two subarrays at a time, the DRAM can provide 64 bits per cycle. This extra I/O bandwidth is not needed for reads (and is probably not used), but may be needed for writes. Availability of write bandwidth is a more difficult problem than read bandwidth because over-writing a value in a sense-amplifier may be a slow operation, depending on how the sense amplifier is connected to the bit line. The extra set of internal I/O lines provides some bandwidth margin for write operations.

Persons skilled in the art will recognize that many variations of the teachings of this invention can be practiced that still fall within the claims of this invention which follow.

What is claimed is:

1. A method of controlling a memory device by a memory controller, wherein the memory device includes a plurality speed bus. The method of this invention does not require 60 of memory cells, the method of controlling the memory device comprises:

providing first block size information to the memory device, wherein the memory device is capable of processing the first block size information, wherein the first block size information is provided by the memory controller and is representative of a first amount of data to be input by the memory device; and

- issuing a first operation code to the memory device, wherein in response to the first operation code, the memory device inputs the first amount of data.
- 2. The method of claim 1 wherein the memory device inputs the first amount of data synchronously with respect to 5 an external clock signal.
  - 3. The method of claim 1 further including:
  - providing second block size information to the memory device, wherein the second block size information defines a second amount of data to be input by the 10 memory device; and
  - issuing a second operation code to the memory device, wherein in response to the second operation code, the memory device inputs the second amount of data.
- 4. The method of claim 1 wherein the first block size 15 information and the first operation code are included in a request packet.
- 5. The method of claim 4 wherein the first block size information and the first operation code are included in the same request packet.
- 6. The method of claim 1 further including providing the first amount of data to the memory device.
- 7. The method of claim 6 wherein the first amount of data is provided to the memory device after a delay time transpires.
- 8. The method of claim 7 wherein the delay time is representative of a number of clock cycles of an external clock signal.
- 9. The method of claim 1 in wherein the first block size information is a binary representation of the first amount of data
- 10. The method of claim 1 wherein the first amount of data is output, by the memory controller, synchronously with respect to an external clock signal and during a plurality of clock cycles of the external clock signal.
- 11. The method of claim 1 wherein the first operation code is issued onto a bus.
- 12. The method of claim 11 wherein the bus includes a plurality of signal lines to multiplex control information, address information and data.
- 13. The method of claim 1 further including providing address information to the memory device.
- 14. A method of operation in a synchronous memory device, wherein the memory device includes a plurality of memory cells, the method of operation of the memory device comprises:
  - receiving first block size information from a memorycontroller, wherein the memory device is capable of processing the first block size information, wherein the first block size information represents a first amount of data to be input by the memory device in response to an operation code;
  - receiving the operation code, from the memory controller, synchronously with respect to an external clock signal; 55 and
  - inputting the first amount of data in response to the operation code.
- 15. The method of claim 14 wherein inputting the first amount of data includes receiving the first amount of data 60 synchronously with respect to the external clock signal.
- 16. The method of claim 15 wherein the first amount of data is sampled over a plurality of clock cycles of the external clock signal.
- 17. The method of claim 14 wherein the first block size 65 address information from the controller, information and the operation code are included in a request packet.

- 18. The method of claim 17 wherein the first block size information and the operation code are included in the same request packet.
- 19. The method of claim 14 wherein the first block size information is a binary representation of the first amount of data to be input in response to the operation code.
- 20. The method of claim 11 wherein the first amount of data is output, by the memory controller, synchronously during a plurality of clock cycles of the external clock signal.
- 21. The method of claim 14 further including generating an internal clock signal, using a delay locked loop and the external clock signal wherein the first amount of data is input synchronously with respect to the internal clock signal.
- 22. The method of claim 14 further including generating first and second internal clock signals using clock generation circuitry and the external clock signal, wherein the first amount of data is input synchronously with respect to the 20 first and second internal clock signals.
  - 23. The method of claim 22 wherein the first and second internal clock signals are generated by a delay lock loop.
- 24. The method of claim 14 wherein the operation code, the first block size information and address information are included in a packet.
  - 25. The method of claim 14 further including receiving address information from the memory controller.
  - 26. The method of claim 14 wherein the first block size information, and the operation code are received from an external bus.
  - 27. The method of claim 26 wherein the first block size information, and the operation code are received from the same external bus.
- 28. The method of claim 27 wherein the external hus is used to multiplex address information, control information and data.
- 29. A method of operation of an integrated circuit, wherein the integrated circuit includes a dynamic random access memory array having a plurality of memory cells, the method of operation comprises:
  - receiving block size information from a controller, memory device is capable of processing the first block size information wherein the block size information represents an amount of data to be input in response to an operation code;
- receiving the operation code from the controller; and inputting the amount of data in response to the operation code.
- 30. The method of claim 29 further including storing the amount of data in the memory array.
- 31. The method of claim 29 wherein the block size information and the operation code are included in a request packet.
- 32. The method of claim 29 wherein the block size information is a binary representation of the amount of data to be input in response to the operation code.
- 33. The method of claim 29 wherein the amount of data is input, in response to the operation code, after a delay time transpires.
- 34. The method of claim 33 wherein the delay, time is representative of a number of clock cycles of the external clock signal.
- 35. The method of claim 29 further-including-receiving address information from the controller.

### UNITED STATES PATENT AND TRADEMARK OFFICE **CERTIFICATE OF CORRECTION**

PATENT NO.

: 6,452,863 B2

DATED

: September 17, 2002

INVENTOR(S): Farmwald et al.

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

#### Column 26,

Line 7, delete "11" and substitute -- 14 --.

Line 43, insert -- wherein the -- before "memory device".

Line 61, delete "," appearing between "delay" and "time".

Signed and Sealed this

Page 1 of 1

First Day of April, 2003

JAMES E. ROGAN Director of the United States Patent and Trademark Office

# This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

## BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- BLACK BORDERS
- IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT OR DRAWING
- BLURRED OR ILLEGIBLE TEXT OR DRAWING
- SKEWED/SLANTED IMAGES
- COLOR OR BLACK AND WHITE PHOTOGRAPHS
- GRAY SCALE DOCUMENTS
- LINES OR MARKS ON ORIGINAL DOCUMENT
- REFERENCE (S) OR EXHIBIT (S) SUBMITTED ARE POOR QUALITY
- OTHER:

# IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image problem Mailbox.